

Section 1. Features of the H8/330/HD6473308

T-49-19-08

High-Speed CPU

- 20 MHz external oscillator generates 10 MHz internal system clock maximum.
 - 8-bit or 16-bit register-register ADD..... 0.2 μ s
 - 8x8-bit multiply..... 1.4 μ s
 - 16 $\div$ 8-bit divide..... 1.4 μ s
- Sixteen 8-bit or eight 16-bit general registers
- Short, simple instructions
 - Instruction length: 2 or 4 bytes
 - 57 types of instructions
 - Versatile bit-manipulations



On-chip memory

- 16 Kbytes one-time, user programmable ZTAT[™] (Zero Turn Around Time) ROM or mask ROM
- 512 bytes RAM
- 15-byte dual-port RAM

Memory Expansion Modes

- Mode 1: Up to 64 Kbyte address space (on-chip ROM disabled)
- Mode 2: Up to 64 Kbyte address space (on-chip ROM enabled)
- Mode 3: Single-chip mode (on-chip ROM, RAM and registers only)

On-Chip Peripherals

- 8-channel 8-bit A/D converter
 - 12.2 μ s conversion time (maximum)
 - Sample and hold function
 - Single mode or scan mode (selectable)
 - A/D conversion can be externally triggered
- Full duplex serial communications interface
 - Asynchronous or clocked synchronous modes (selectable)
 - On-chip baud rate generator
 - Separate pins for asynchronous and synchronous modes

ZTAT is a trademark of Hitachi America, Ltd.

- 16-bit free-running timer
 - Two comparators for output of two independent waveforms
 - Four input capture registers
- Two 8-bit multifunction timers
- Two 8-bit PWM timers
- Interrupt controller
 - Nine external and nineteen internal sources
- E Clock simplifies 6800-family common bus interfaces
- Clock generator

Low Power Consumption Modes

- Sleep
- Software standby
- Hardware standby

Nine I/O Ports

- 58 input/output pins (of which 16 can drive large current loads)
- 8 input-only pins
- All input pins (except Port 7) have software-programmable pull-up resistors

Packaging


- 80-pin QFP (FP-80A)
- 84-pin PLCC (CP-84)
- 84-pin LCC (with window) pin-compatible with PLCC

Development Tools

- Cross-assembler, C-compiler, symbolic simulator/debugger
 - Hosted on IBM-compatible PCs or VAXs
- Hitachi's Adaptive System Evaluator (ASE) for real-time-in-circuit emulation
- Programming sockets to convert the H8/330's pinout to a HD27C256-type EPROM pinout for use with standard programmers

Section 2. Block Diagram

T-49-19-08



Section 3. CPU

T-49-19-08

The H8/330 has the generic H8/300 CPU: a central processing unit with a Hitachi-original architecture featuring sixteen 8-bit general registers and a concise, optimized instruction set. The general registers can also be paired as eight 16-bit registers. Arithmetic and logic operations and data transfers are carried out at high speed with a maximum clock rate of 20 MHz external (10 MHz internal system clock).

3.1 Address Space

The CPU supports a maximum address space of 64K bytes. The address space configuration depends on the operating mode of the chip, which is selected by the inputs at the mode pins (MD₀ and MD₁) when the chip comes out of a reset. For details, see section 4, "Operating Modes."

Mode	MD ₁	MD ₀	Description	ROM	RAM	Interrupt vector table	Register field
Mode 1	0	1	On-chip ROM disabled	External	On-chip*	External	On-chip
Mode 2	1	0	On-chip ROM enabled	On-chip	On-chip*	On-chip	On-chip
Mode 3	1	1	Single-chip mode	On-chip	On-chip	On-chip	On-chip

0: Low 1: High

* External address space when the RAM enable (RAME) bit in the system control register is cleared to "0."

3.2 Register Configuration

The register structure of the CPU is shown below. Besides the 8-bit general registers (R0H/R0L to R7H/R7L) there is a 16-bit program counter (PC) and an 8-bit condition code register (CCR).


T-49-19-08

• General Registers


7	07	0
R0H		R0L
R1H		R1L
R2H		R2L
R3H		R3L
R4H		R4L
R5H		R5L
R6H		R6L
R7H	(SP)	R7L

SP: Stack Pointer

• Control Registers



PC: Program Counter



CCR: Condition Code Register

Carry flag

Overflow flag

Zero flag

Negative flag

Half-carry flag

Interrupt mask bit

* : User bit

CPU Registers

General Registers: All the general registers are functionally alike; there is no distinction between data registers and address registers. When used as address registers, the general registers are accessed as 16-bit registers (R0 to R7). When used as data registers, they can be accessed as 16-bit registers, or the high and low bytes can be accessed separately as 8-bit registers. The register length is determined by the instruction.

R7 also functions as the stack pointer (SP), used implicitly in exception handling and subroutine calls.

Control Registers:

Program Counter (PC): This 16-bit register indicates the address of the next instruction the CPU will execute.

Condition Code Register (CCR): This 8-bit register contains internal status information, including carry (C), overflow (V), zero (Z), negative (N), and half-carry (H) flags and the interrupt mask bit (I). Special instructions are provided for loading and storing the CCR or setting and clearing selected bits by logic operations.

Bit 7—Interrupt Mask Bit (I): This bit masks interrupts (other than $\overline{\text{NMI}}$) when set to “1.” It is set to “1” at the beginning of interrupt handling.

Bit 6—User Bit: This bit can be written and read by software for its own purposes, using the CCR instructions mentioned above.

Bit 5—Half-Carry (H): This bit is set to “1” when the ADD.B, ADDX.B, SUB.B, SUBX.B, or CMP.B instruction causes a carry or borrow out of bit 3, and is cleared to “0” when one of these instructions is executed without causing a carry or borrow out of bit 3. Similarly, it is set to “1” when the ADD.W, SUB.W, or CMP.W instruction causes a carry or borrow out of bit 11, and cleared to “0” when one of these instructions is executed without causing a carry or borrow out of bit 11. It is used implicitly by the DAA and DAS instructions.

Bit 4—User Bit: This bit can be written and read by software for its own purposes, using the CCR instructions mentioned above.

Bit 3—Negative (N): This bit indicates the most significant bit (sign bit) of the result of an instruction.

Bit 2—Zero (Z): This bit is set to “1” to indicate a zero result and cleared to “0” to indicate a nonzero result.

Bit 1—Overflow (V): This bit is set to “1” when an arithmetic overflow occurs, and cleared to “0” at other times.

Bit 0—Carry (C): This bit is used by:

- Add and subtract instructions, to indicate a carry or borrow at the most significant bit

- Shift and rotate instructions, to store the value shifted out of the most significant or least significant bit
- Bit instructions, as a bit accumulator

3.3 Data Formats

The H8/300 CPU can process 1-bit data, 4-bit (BCD) data, 8-bit (byte) data, and 16-bit (word) data. Essentially all instructions can process byte data. The bit manipulation instructions process 1-bit data. Data transfer instructions and some arithmetic instructions handle word data. The decimal adjust instructions permit BCD data to be used.

The formats in which data are stored in general registers and memory are shown as follows:

Register Data Formats

Data type	Register No.	Data format
1-Bit data	RnH	7 0 76543210 Don't-care
1-Bit data	RnL	7 0 Don't-care 76543210
Byte data	RnH	7 0 76543210 Don't-care
Byte data	RnL	7 0 Don't-care 76543210
Word data	Rn	15 0 1514131211109876543210
4-Bit BCD data	RnH	7 4 3 0 76543210 Upper digitLower digitDon't-care
4-Bit BCD data	RnL	7 4 3 0 Don't-care Upper digitLower digit

Memory Data Formats

T-49-19_08

Data type	Address	Data format
1-Bit data	Address n	
Byte data	Address n	
Word data	Even address Odd address	
Byte data (CCR) on stack	Even address Odd address	
Word data on stack	Even address Odd address	

Note: Word data must begin at an even address.

3.4 Addressing Modes


The CPU supports the following eight addressing modes:


No.	Addressing mode	Mnemonic
1	Register direct	Rn
2	Register indirect	@Rn
3	Register indirect with 16-bit displacement	@(d:16, Rn)
4	Register indirect with pre-decrement or post-increment	@-Rn @Rn+
5	Immediate (8-, or 16-bit data)	#xx:8, #xx:16
6	Absolute address (8 or 16 bits)	@aa:8, @aa:16
7	PC-relative (8-bit displacement)	@(d:8, PC)
8	Memory indirect	@@aa:8

Note: Data transfer instructions can use modes 1 through 6.

Effective Address Calculation

T-49-19-08





reg: General register
 #IMM: Immediate data
 d: Displacement
 aa: Absolute address

3.5 Instruction Set

T-49-19-08

The H8/300 CPU supports 57 instructions with the following features.

Features

- Concise, reduced instruction set; all instructions are 2 or 4 bytes long
- High speed
 - All frequently-used instructions execute in 2 to 4 states
 - A 16-bit register-register add takes 200ns (with 10MHz system clock)
- General-register architecture
- Powerful bit-manipulation instructions

Assembly-Language Format

The ADD instruction below gives an example of the assembly-language format. The letter B (byte) or W (word) designates the operand size. For some instructions only one of these sizes is available.



The main instruction formats of the H8/300 CPU are shown below.

T-49-19-08

• Arithmetic or logic operation on register contents and immediate data	15 8 7 0 OP R #IMM
• Register-register arithmetic or logic operation	15 8 7 0 OP Rn Rm
• Data transfer [$@Rn \leftrightarrow Rm$]	15 8 7 0 OP Rn Rm
• Data transfer [$@(d:16, Rn) \leftrightarrow Rm$]	15 8 7 0 OP Rn Rm d:16
• Branching instruction [$@(d:8, PC)$]	15 8 7 0 OP d:8
• Branching instruction [$@aa:16$]	15 8 7 0 OP aa:16
• Bit manipulation instruction (with direct specification of bit position)	15 8 7 0 OP b'n R

OP:	Operation code
R, Rn, Rm:	General registers
#IMM	Immediate data
d:	Displacement
aa:	Absolute address
b'n	Bit number

H8/300 Instruction Formats







H8/300 Instruction Set:

T-49-19-08

Mnemonic			Operand size	Operation	Addressing mode/ instruction length								Condition code						No. of states
					#xx:	Rn	@Rn	@(d:16,Rn)	@-Rn/@Rn+	@aa:	@(d:8, PC)	@@aa	Implied	I	H	N	Z	V	
Data transfer instructions	MOV.B Rs,Rd	B	Rs8 → Rd8		2								-	-	↑	↑	0	-	2
	MOV.B #xx:8,Rd	B	#xx:8 → Rd8	2									-	-	↑	↑	0	-	2
	MOV.B @Rs,Rd	B	@Rs16 → Rd8			2							-	-	↑	↑	0	-	4
	MOV.B @(d:16,Rs),Rd	B	@(d:16,Rs16)→ Rd8				4						-	-	↑	↑	0	-	6
	MOV.B @Rs+,Rd	B	@Rs16 → Rd8 Rs16+1 → Rs16					2					-	-	↑	↑	0	-	6
	MOV.B @aa:8,Rd	B	@aa:8 → Rd8						2				-	-	↑	↑	0	-	4
	MOV.B @aa:16,Rd	B	@aa:16 → Rd8						4				-	-	↑	↑	0	-	6
	MOV.B Rs,@Rd	B	Rs8 → @Rd16			2							-	-	↑	↑	0	-	4
	MOV.B Rs,@(d:16,Rd)	B	Rs8 → @(d:16,Rd16)				4						-	-	↑	↑	0	-	6
	MOV.B Rs,@-Rd	B	Rd16-1 → Rd16 Rs8 → @Rd16					2					-	-	↑	↑	0	-	6
	MOV.B Rs,@aa:8	B	Rs8 → @aa:8						2				-	-	↑	↑	0	-	4
	MOV.B Rs,@aa:16	B	Rs8 → @aa:16						4				-	-	↑	↑	0	-	6
	MOV.W Rs,Rd	W	Rs16 → Rd16		2								-	-	↑	↑	0	-	2
	MOV.W @Rs,Rd	W	@Rs16 → Rd16			2							-	-	↑	↑	0	-	4
	MOV.W @(d:16,Rs),Rd	W	@(d:16,Rs16) → Rd16				4						-	-	↑	↑	0	-	6
	MOV.W @Rs+,Rd	W	@Rs16 → Rd16 Rs16+2 → Rs16					2					-	-	↑	↑	0	-	6
	MOV.W @aa:16,Rd	W	@aa:16 → Rd16						4				-	-	↑	↑	0	-	6
	MOV.W Rs,@Rd	W	Rs16 → @Rd16			2							-	-	↑	↑	0	-	4
	MOV.W Rs,@(d:16,Rd)	W	Rs16 → @(d:16,Rd16)				4						-	-	↑	↑	0	-	6
	MOV.W Rs,@-Rd	W	Rd16-2 → Rd16 Rs16 → @Rd16					2					-	-	↑	↑	0	-	6
	MOV.W Rs, @aa:16	W	Rs16 → @aa:16						4				-	-	↑	↑	0	-	6
	MOV.W #xx:16,Rd	W	#xx:16 → Rd	4									-	-	↑	↑	0	-	4
	POP Rd	W	@SP+ → Rd					2					-	-	↑	↑	0	-	6
	PUSH Rs	W	Rs → @-SP					2					-	-	↑	↑	0	-	6
MOVFPPE @aa:16,Rd	B	@aa:16 → Rd						4				-	-	↑	↑	0	-	⑤	
MOVTPE Rs,@aa:16	B	Rs → @aa:16						4				-	-	↑	↑	0	-	⑤	
EEPMOV	B	if R4L≠0 then Repeat @R5 → @R6 R5+1 → R5 R6+1 → R6 R4L-1 → R4L Until R4L=0 else next									4	-	-	-	-	-	-	④	

1-49-19-06

Mnemonic		Operand size	Operation	Addressing mode/ Instruction length								Condition code						No. of states
				#xx:	Rn	@Rn	@ (d:16,Rn)	@-Rn/@Rn+	@aa:	@ (d:8, PC)	@@aa	I	H	N	Z	V	C	
Arithmetic instructions	ADD.B #xx:8,Rd	B	Rd8+#xx:8 → Rd8	2								-	↑	↑	↑	↑	↑	2
	ADD.B Rs,Rd	B	Rs8+Rd8 → Rd8		2							-	↑	↑	↑	↑	↑	2
	ADD.W Rs,Rd	W	Rs16+Rd16 → Rd16		2							-	①	↑	↑	↑	↑	2
	ADDX.B #xx:8,Rd	B	Rd8+#xx:8 +C → Rd8	2								-	↑	↑	②	↑	↑	2
	ADDX.B Rs,Rd	B	Rd8+Rs8 +C → Rd8		2							-	↑	↑	②	↑	↑	2
	ADDS.W #1,Rd	W	Rd16+1 → Rd16		2							-	-	-	-	-	-	2
	ADDS.W #2,Rd	W	Rd16+2 → Rd16		2							-	-	-	-	-	-	2
	INC.B Rd	B	Rd8+1 → Rd8		2							-	-	↑	↑	↑	-	2
	DAA.B Rd	B	Rd8 decimal adjust → Rd8		2							-	*	↑	↑	*	③	2
	NEG.B Rd	B	0-Rd → Rd		2							-	↑	↑	↑	↑	↑	2
	SUB.B Rs,Rd	B	Rd8-Rs8 → Rd8		2							-	↑	↑	↑	↑	↑	2
	SUB.W Rs,Rd	W	Rd16-Rs16 → Rd16		2							-	①	↑	↑	↑	↑	2
	SUBX.B #xx:8,Rd	B	Rd8-#xx:8 -C → Rd8	2								-	↑	↑	②	↑	↑	2
	SUBX.B Rs,Rd	B	Rd8-Rs8 → Rd8		2							-	↑	↑	②	↑	↑	2
	SUBS.W #1,Rd	W	Rd16-1 → Rd16		2							-	-	-	-	-	-	2
	SUBS.W #2,Rd	W	Rd16-2 → Rd16		2							-	-	-	-	-	-	2
	DEC.B Rd	B	Rd8-1 → Rd8		2							-	-	↑	↑	↑	-	2
	DAS.B Rd	B	Rd8 decimal adjust → Rd8		2							-	*	↑	↑	*	-	2
	CMP.B #xx:8,Rd	B	Rd8-#xx:8	2								-	↑	↑	↑	↑	↑	2
	CMP.B Rs,Rd	B	Rd8-Rs8		2							-	↑	↑	↑	↑	↑	2
	CMP.W Rs,Rd	W	Rd16-Rs16		2							-	①	↑	↑	↑	↑	2
MULXU.B Rs,Rd	B	Rd8×Rs8 → Rd16		2							-	-	-	-	-	-	14	
DIVXU.B Rs,Rd	B	Rd16+Rs8 → Rd16 (RdH:remainder,RdL:quotient)		2							-	-	↑	↑	-	-	14	
Logic instructions	AND.B #xx:8,Rd	B	Rd8^#xx:8 → Rd8	2								-	-	↑	↑	0	-	2
	AND.B Rs,Rd	B	Rd8^Rs8 → Rd8		2							-	-	↑	↑	0	-	2
	OR.B #xx:8,Rd	B	Rd8∨#xx:8 → Rd8	2								-	-	↑	↑	0	-	2
	OR.B Rs,Rd	B	Rd8∨Rs8 → Rd8		2							-	-	↑	↑	0	-	2
	XOR.B #xx:8,Rd	B	Rd8⊕#xx:8 → Rd8	2								-	-	↑	↑	0	-	2
	XOR.B Rs,Rd	B	Rd8⊕Rs8 → Rd8		2							-	-	↑	↑	0	-	2
	NOT.B Rd	B	$\overline{Rd} \rightarrow Rd$		2							-	-	↑	↑	0	-	2

	Mnemonic	Operand size	Operation	Addressing mode/ instruction length								Condition code						No. of states
				#xx:	Rn	@Rn	@(d:16,Rn)	@-Rn/@Rn+	@aa:	@(d:8,PC)	@@aa	I	H	N	Z	V	C	
Shift instructions	SHAL.B Rd	B		2								-	-	↓	↑	↑	↑	2
	SHAR.B Rd	B		2								-	-	↓	↑	0	↑	2
	SHLL.B Rd	B		2								-	-	↓	↑	0	↑	2
	SHLR.B Rd	B		2								-	-	↓	↑	0	↑	2
	ROTXL.B Rd	B		2								-	-	↓	↑	0	↑	2
	ROTXR.B Rd	B		2								-	-	↓	↑	0	↑	2
	ROTL.B Rd	B		2								-	-	↓	↑	0	↑	2
	ROTR.B Rd	B		2								-	-	↓	↑	0	↑	2
Bit manipulation instructions	BSET #xx:3,Rd	B	(#xx:3 of Rd8) ← 1	2								-	-	-	-	-	-	2
	BSET #xx:3,@Rd	B	(#xx:3 of @Rd16) ← 1			4						-	-	-	-	-	-	8
	BSET #xx:3,@aa:8	B	(#xx:3 of @aa:8) ← 1						4			-	-	-	-	-	-	8
	BSET Rn,Rd	B	(Rn8 of Rd8) ← 1	2								-	-	-	-	-	-	2
	BSET Rn,@Rd	B	(Rn8 of @Rd16) ← 1			4						-	-	-	-	-	-	8
	BSET Rn,@aa:8	B	(Rn8 of @aa:8) ← 1						4			-	-	-	-	-	-	8
	BCLR #xx:3,Rd	B	(#xx:3 of Rd8) ← 0	2								-	-	-	-	-	-	2
	BCLR #xx:3,@Rd	B	(#xx:3 of @Rd16) ← 0			4						-	-	-	-	-	-	8
	BCLR #xx:3,@aa:8	B	(#xx:3 of @aa:8) ← 0						4			-	-	-	-	-	-	8
	BCLR Rn,Rd	B	(Rn8 of Rd8) ← 0	2								-	-	-	-	-	-	2
	BCLR Rn,@Rd	B	(Rn8 of @Rd16) ← 0			4						-	-	-	-	-	-	8
	BCLR Rn,@aa:8	B	(Rn8 of @aa:8) ← 0						4			-	-	-	-	-	-	8
	BNOT #xx:3,Rd	B	(#xx:3 of Rd8) ← (#xx:3 of Rd8)	2								-	-	-	-	-	-	2
	BNOT #xx:3,@Rd	B	(#xx:3 of @Rd16) ← (#xx:3 of @Rd16)			4						-	-	-	-	-	-	8
	BNOT #xx:3,@aa:8	B	(#xx:3 of @aa:8) ← (#xx:3 of @aa:8)						4			-	-	-	-	-	-	8

Mnemonic		Operand size	Operation	Addressing mode/ instruction length								Condition code						No. of states	
				#xx:	Rn	@Rn	@{d:16,Rn}	@-Rn/@Rn+	@aa:	@{d:8,PC}	@@aa	I	H	N	Z	V	C		
Bit manipulation instructions	BNOT Rn,Rd	B	(Rn8 of Rd8) ← (Rn8 of Rd8)		2								-	-	-	-	-	2	
	BNOT Rn,@Rd	B	(Rn8 of @Rd16) ← (Rn8 of @Rd16)			4							-	-	-	-	-	8	
	BNOT Rn,@aa:8	B	(Rn8 of @aa:8) ← (Rn8 of @aa:8)						4				-	-	-	-	-	8	
	BTST #xx:3,Rd	B	(#xx:3 of Rd8) → Z		2								-	-	-	↑	-	2	
	BTST #xx:3,@Rd	B	(#xx:3 of @Rd16) → Z			4							-	-	-	↑	-	6	
	BTST #xx:3,@aa:8	B	(#xx:3 of @aa:8) → Z						4				-	-	-	↑	-	6	
	BTST Rn,Rd	B	(Rn8 of Rd8) → Z		2								-	-	-	↑	-	2	
	BTST Rn,@Rd	B	(Rn8 of @Rd16) → Z			4							-	-	-	↑	-	6	
	BTST Rn,@aa:8	B	(Rn8 of @aa:8) → Z						4				-	-	-	↑	-	6	
	BLD #xx:3,Rd	B	(#xx:3 of Rd8) → C		2								-	-	-	-	-	↑	2
	BLD #xx:3,@Rd	B	(#xx:3 of @Rd16) → C			4							-	-	-	-	-	↑	6
	BLD #xx:3,@aa:8	B	(#xx:3 of @aa:8) → C						4				-	-	-	-	-	↑	6
	BILD #xx:3,Rd	B	(#xx:3 of Rd8) → C		2								-	-	-	-	-	↑	2
	BILD #xx:3,@Rd	B	(#xx:3 of @Rd16) → C			4							-	-	-	-	-	↑	6
	BILD #xx:3,@aa:8	B	(#xx:3 of @aa:8) → C						4				-	-	-	-	-	↑	6
	BST #xx:3,Rd	B	C → (#xx:3 of Rd8)		2								-	-	-	-	-	-	2
	BST #xx:3,@Rd	B	C → (#xx:3 of Rd16)			4							-	-	-	-	-	-	8
	BST #xx:3,@aa:8	B	C → (#xx:3 of @aa:8)						4				-	-	-	-	-	-	8
	BIST #xx:3,Rd	B	C̄ → (#xx:3 of Rd8)		2								-	-	-	-	-	-	2
	BIST #xx:3,@Rd	B	C̄ → (#xx:3 of Rd16)			4							-	-	-	-	-	-	8
	BIST #xx:3,@aa:8	B	C̄ → (#xx:3 of @aa:8)						4				-	-	-	-	-	-	8
	BAND #xx:3,Rd	B	C ∧ (#xx:3 of Rd8) → C		2								-	-	-	-	-	↑	2
	BAND #xx:3,@Rd	B	C ∧ (#xx:3 of @Rd16) → C			4							-	-	-	-	-	↑	6
	BAND #xx:3,@aa:8	B	C ∧ (#xx:3 of @aa:8) → C						4				-	-	-	-	-	↑	6
	BIAND #xx:3,Rd	B	C ∧ (#xx:3 of Rd8) → C		2								-	-	-	-	-	↑	2
	BIAND #xx:3,@Rd	B	C ∧ (#xx:3 of @Rd16) → C			4							-	-	-	-	-	↑	6
	BIAND #xx:3, @aa:8	B	C ∧ (#xx:3 of @aa:8) → C						4				-	-	-	-	-	↑	6
	BOR #xx:3,Rd	B	C ∨ (#xx:3 of Rd8) → C		2								-	-	-	-	-	↑	2
	BOR #xx:3,@Rd	B	C ∨ (#xx:3 of @Rd16) → C			4							-	-	-	-	-	↑	6
	BOR #xx:3, @aa:8	B	C ∨ (#xx:3 of @aa:8) → C						4				-	-	-	-	-	↑	6
	BIOR #xx:3,@Rd	B	C ∨ (#xx:3 of Rd8) → C		2								-	-	-	-	-	↑	2

T-49-19-08

	Mnemonic	Operand size	Operation	Addressing mode/ instruction length								Condition code						No. of states
				#xx:	Rn	@Rn	@(d:16,Rn)	@-Rn/@Rn+	@aa:	@(d:8,PC)	@@aa	I	H	N	Z	V	C	
Instructions	BIOR #xx:3,@Rd	B	$Cv(\#xx:3 \text{ of } @Rd16) \rightarrow C$			4						-	-	-	-	-	-	6
	BIOR #xx:3, @aa:8	B	$Cv(\#xx:3 \text{ of } @aa:8) \rightarrow C$						4			-	-	-	-	-	-	6
	BXOR #xx:3,Rd	B	$C\oplus(\#xx:3 \text{ of } Rd8) \rightarrow C$		2							-	-	-	-	-	-	2
	BXOR #xx:3,@Rd	B	$C\oplus(\#xx:3 \text{ of } @Rd16) \rightarrow C$			4						-	-	-	-	-	-	6
	BXOR #xx:3, @aa:8	B	$C\oplus(\#xx:3 \text{ of } @aa:8) \rightarrow C$						4			-	-	-	-	-	-	6
	BIXOR #xx:3,Rd	B	$C\oplus(\#xx:3 \text{ of } Rd8) \rightarrow C$		2							-	-	-	-	-	-	2
	BIXOR #xx:3,@Rd	B	$C\oplus(\#xx:3 \text{ of } @Rd16) \rightarrow C$			4						-	-	-	-	-	-	6
Bit manipulation	BIXOR #xx:3, @aa:8	B	$C\oplus(\#xx:3 \text{ of } @aa:8) \rightarrow C$						4			-	-	-	-	-	-	6
Branching instructions	BRA(BT)	-	$PC \leftarrow PC+d:8$							2		-	-	-	-	-	-	4
	BRN(BF)	-	No operation							2		-	-	-	-	-	-	4
	BHI	-	if true then							2		-	-	-	-	-	-	4
	BLS	-	$PC \leftarrow PC+d:8$							2		-	-	-	-	-	-	4
	BCC(BHS)	-	else next							2		-	-	-	-	-	-	4
	BCS(BLO)	-								2		-	-	-	-	-	-	4
	BNE	-								2		-	-	-	-	-	-	4
	BEQ	-								2		-	-	-	-	-	-	4
	BVC	-								2		-	-	-	-	-	-	4
	BVS	-								2		-	-	-	-	-	-	4
	BPL	-								2		-	-	-	-	-	-	4
	BMI	-								2		-	-	-	-	-	-	4
	BGE	-								2		-	-	-	-	-	-	4
	BLT	-								2		-	-	-	-	-	-	4
	BGT	-								2		-	-	-	-	-	-	4
	BLE	-								2		-	-	-	-	-	-	4
	JMP Rn.	-	$PC \leftarrow Rn16$		2							-	-	-	-	-	-	4
	JMP @aa:16	-	$PC \leftarrow aa:16$						4			-	-	-	-	-	-	6
	JMP @@aa:8	-	$PC \leftarrow @aa:8$							2		-	-	-	-	-	-	8
	BSR	-	SP-2 $\rightarrow$ SP PC $\rightarrow$ @SP PC $\leftarrow PC+d:8$							2		-	-	-	-	-	-	6

T-49-19-08

T-49-19-08

Mnemonic		Operand size	Operation	Addressing mode/ instruction length								Condition code						No. of states	
				#xx:	Rn	@Rn	@ (d:16,Rn)	@-Rn/@Rn+	@aa:	@ (d:8,PC)	@@aa	Implied	Condition code						
													I	H	N	Z	V		C
Branching instructions	JSR @Rn	-	SP-2 → SP PC → @SP PC ← Rn16		2								-	-	-	-	-	-	6
	JSR @aa:16	-	SP-2 → SP PC → @SP PC ← @aa:16						4				-	-	-	-	-	-	8
	JSR @@aa:8		SP-2 → SP PC → @SP PC ← @aa:8							2			-	-	-	-	-	-	8
	RTS	-	PC ← @SP SP+2 → SP								2		-	-	-	-	-	-	8
System control instructions	RTE	-	CCR ← @SP SP+2 → SP PC ← @SP SP+2 → SP								2	↑	↑	↑	↑	↑	↑	↑	10
	SLEEP	-	Transit to sleep mode.								2	-	-	-	-	-	-	-	2
	LDC #xx:8,CCR	B	#xx:8 → CCR	2								↑	↑	↑	↑	↑	↑	↑	2
	LDC Rs,CCR	B	Rs8 → CCR		2							↑	↑	↑	↑	↑	↑	↑	2
	STC CCR,Rd	B	CCR → Rd8		2							-	-	-	-	-	-	-	2
	ANDC #xx:8,CCR	B	CCR∧#xx:8 → CCR	2								↑	↑	↑	↑	↑	↑	↑	2
	ORC #xx:8,CCR	B	CCR∨#xx:8 → CCR	2								↑	↑	↑	↑	↑	↑	↑	2
	XORC #xx:8,CCR	B	CCR⊕#xx:8 → CCR	2								↑	↑	↑	↑	↑	↑	↑	2
NOP	-	No operation									2	-	-	-	-	-	-	2	

Notes: The number of states is the number of states required for execution when the instruction and its operands are located in on-chip memory.

- ① Set to "1" when there is a carry or borrow from bit 11; otherwise cleared to "0."
- ② If the result is zero, the previous value of the flag is retained; otherwise the flag is cleared to "0."
- ③ Set to "1" if decimal adjustment produces a carry; otherwise cleared to "0."
- ④ The number of states required for execution is $4n+8$ (n = value of R4L)
- ⑤ These instructions transfer data in synchronization with the E clock. The number of states varies depending on the synchronization delay.

Number of States Required for Instruction Execution: The number of states indicated in the instruction set summary applies when the instruction and its operands are located in on-chip memory. If the instruction or an operand must be accessed at an off-chip address or in the on-chip register field, the number of states increases as indicated in the following table.

Access type		Location	Size	Additional states
Operand		Register field	Byte data	1
			Word data	4
		External memory	Byte data	1 + m
			Word data	4 + 2m
Instruction	Non-branching instruction	External memory	2-byte instruction	4 + 2m
			4-byte instruction	8 + 4m
	Branching instruction		2-byte instruction	8 + 4m
			4-byte instruction	8 + 4m

Note: m—number of wait states inserted in access to external device.

Operation Notation

Symbol	Meaning
PC	Program counter
SP	Stack pointer (R7)
CCR	Condition code register
Z	Zero flag in CCR
C	Carry flag in CCR
Rs, Rd, Rn	General registers (8-bit—R0H/R0L to R7H/R7L; 16-bit—R0 to R7)
d:8, d:16	8-Bit or 16-bit displacement
#xx:3, #xx:8, #xx:16	3-Bit, 8-bit or 16-bit immediate data
→	The result of the operation on the left is assigned to the operand on the right.
+	Addition
−	Subtraction
×	Multiplication
÷	Division
^	AND logical
∨	OR logical
⊕	Exclusive OR logical
—	Not
() and < >	Contents of effective address

Condition Code Notation


Symbol	Meaning
↓	The flag is altered according to the result of the instruction.
*	Undetermined; the flag is left in an unpredictable state.
0	The flag is cleared to "0."
—	The flag is not changed.

3.6 Bus Timing

System Clock Timing

The system clock (ϕ) is generated from an external clock signal input at the XTAL pin or by connecting a crystal oscillator across the XTAL and EXTAL pins. A divider divides the input frequency by 2, so the input frequency should be twice the desired system clock rate.

The H8/330 can interface conveniently with common peripherals. The E (Enable) clock used in the 6800 interface is created by dividing the system clock (ϕ) by 8. Other peripherals may be interfaced with appropriate logic.




Clock Diagram of Clock Pulse Generator

CPU Read/Write Cycle


The CPU operates on the ϕ clock. One period of the ϕ clock is called a "state." The structure of the bus cycle depends on whether the access is to on-chip memory, the on-chip register field, or an external address. The basic bus cycle length is two or three states.

On-Chip Memory Access Timing (RAM, ROM): On-chip memory is accessed in two states. The data bus is 16 bits wide, permitting either byte access or word access.




Access Timing for On-Chip Memory

Access Timing for On-Chip Register Field and External Addresses : In both cases the access is performed in three states and the data bus is 8 bits wide. Word data and instruction codes are accessed by two consecutive byte accesses.



Access Timing for On-Chip Register Field



External Device Access Cycle

—Preliminary specifications—

Item	Symbol	Ø = 6 MHz		Ø = 8 MHz		Ø = 10 MHz		Unit
		min.	max.	min.	max.	min.	max.	
Clock cycle time	t _{cyc}	166.7	2000	125	2000	100	2000	ns
Clock pulse width Low	t _{CL}	65	—	45	—	35	—	ns
Clock pulse width High	t _{CH}	65	—	45	—	35	—	ns
Clock rise time	t _{Cr}	—	15	—	15	—	15	ns
Clock fall time	t _{Cf}	—	15	—	15	—	15	ns
Address delay time	t _{AD}	—	70	—	60	—	55	ns
Address hold time	t _{AH}	30	—	25	—	20	—	ns
Address strobe delay time	t _{ASD}	—	70	—	60	—	50	ns
Write strobe delay time	t _{WSD}	—	70	—	60	—	50	ns
Strobe delay time	t _{SD}	—	70	—	60	—	50	ns
Address setup time 1	t _{AS1}	25	—	20	—	15	—	ns
Address setup time 2	t _{AS2}	105	—	80	—	65	—	ns
Read data setup time	t _{RDS}	60	—	50	—	50	—	ns
Read data hold time	t _{RDH}	0	—	0	—	0	—	ns
Write data delay time	t _{WDD}	—	70	—	60	—	60	ns
Write data setup time	t _{WDS}	30	—	15	—	10	—	ns
Write data hold time	t _{WDH}	30	—	25	—	20	—	ns


3.7 Operating States

T-49-19-08

The CPU operates in the following states:

- **Reset State:** In this state the CPU and all on-chip supporting modules are reset.
- **Program Execution State:** In this state the CPU executes instructions in normal sequence.
- **Exception-Handling State:** This is a transient state in which the CPU executes a hardware sequence preparatory to handling a reset or interrupt. For an interrupt, the program counter and condition code register are saved to the location indicated by the stack pointer.
- **Power-Down State:** This state comprises three modes: the sleep mode, software standby mode, and hardware standby mode. The CPU halts to conserve power. In the standby modes the clock also stops. See section 3.10, "Power-Down" state for details.

The following diagram shows the state transitions.



State Transitions



3.8 Exception Handling State

There are two types of exceptions: interrupts and the reset. When an exception occurs, the CPU pushes the program counter (PC) and condition code register (CCR) onto the stack (in the case of an interrupt), then sets the interrupt mask bit in the CCR to "1," fetches the address of the reset or interrupt-handling routine from the vector table, and branches to that address.

The reset exception has the highest priority. The interrupts have fixed priorities (see the interrupt vector table) which determine the order in which they are handled when two or more interrupts are requested simultaneously.

Priority	Exception type	When detected	How requested
1	Reset	Each clock period	When $\overline{\text{RES}}$ changes from Low to High
2	Interrupt	At end of instruction execution*	Requested by 9 external and 19 on-chip interrupt sources


* Not detected after the ANDC, ORC, XORC, and LDC instructions.

3.9 Interrupts

T-49-19-08

There are 28 types of interrupts: 9 requested by inputs at the external interrupt pins ($\overline{\text{NMI}}$, $\overline{\text{IRQ0}}$ to $\overline{\text{IRQ7}}$), and 19 requested from the on-chip supporting modules. $\overline{\text{NMI}}$ has the highest priority and is always accepted. The other external interrupts and the internal interrupts can be masked by the I bit in the CCR. In other words, the I bit masks all interrupts except $\overline{\text{NMI}}$. All interrupts are individually vectored.

Interrupts are controlled by an on-chip interrupt controller. When two or more interrupts are requested at the same time, the interrupt controller selects the one with the highest priority and leaves the others pending. When interrupted, the CPU stores the PC and CCR contents at the location indicated by the stack pointer, then fetches the address of the interrupt-handling routine from the vector table and begins executing the interrupt-handling routine.



Interrupt Controller Block Diagram

Interrupt Vector Table:

T-49-19-08

Priority	Interrupt	Source	Vector No.	Address of vector
High ↑	NMI	External	3	H'0006
	IRQ ₀	interrupts	4	H'0008
	IRQ ₁		5	H'000A
	IRQ ₂		6	H'000C
	IRQ ₃		7	H'000E
	IRQ ₄		8	H'0010
	IRQ ₅		9	H'0012
	IRQ ₆		10	H'0014
	IRQ ₇		11	H'0016
	ICIA (Input capture A)	16-Bit	12	H'0018
↓ Low	ICIB (Input capture B)	Free-running	13	H'001A
	ICIC (Input capture C)	timer	14	H'001C
	ICID (Input capture D)		15	H'001E
	OCIA (Output compare A)		16	H'0020
	OCIB (Output compare B)		17	H'0022
	FOVI (Overflow)		18	H'0024
	CMIA0 (Compare-match A)	8-Bit timer 0	19	H'0026
	CMIB0 (Compare-match B)		20	H'0028
	OVI0 (Overflow)		21	H'002A
	CMIA1 (Compare-match A)	8-Bit timer 1	22	H'002C
	CMIB1 (Compare-match B)		23	H'002E
	OVI1 (Overflow)		24	H'0030
	MREI (Master read end)	Dual-port	25	H'0032
	MWEI (Master write end)	RAM	26	H'0034
	ERI (Receive error)	Serial	27	H'0036
	RxI (Receive end)	communication	28	H'0038
	TxI (Transmit end)	interface	29	H'003A
	ADI (A/D end)	A/D converter	30	H'003C

Notes:

1. H'0000 is the reset vector.
2. H'0002 to H'0005 are reserved for system use and are not available to the user.

3.10 Power-Down State

T-49-19-08

In the power-down state the CPU halts to conserve power. There are three power down modes.

•**Sleep Mode:** Execution of the SLEEP instruction places the H8/330 in the sleep mode, in which the CPU halts but the on-chip supporting modules continue to operate.

Recovery from the sleep mode is possible by a reset or interrupt. The CPU returns via the exception-handling state to the program execution state and starts servicing the interrupt, or executing the reset routine.

•**Software standby mode:** When the software (SSBY) bit is set, execution of the SLEEP instruction places the H8/330 in the software standby mode. All chip function halt, including the clock, but the contents of CPU registers and on-chip RAM are held.

Recovery from the software standby mode is by an external interrupt ($\overline{\text{NMI}}$ or $\overline{\text{IRQ}}_0$ to $\overline{\text{IRQ}}_2$). After the clock stabilizes, the CPU returns via the exception-handling state to the program execution state and starts servicing the interrupt.

By stopping the clock, the software standby mode reduces power consumption to an extremely low level.

•**Hardware standby mode:**

A Low input at the $\overline{\text{STBY}}$ pin places the H8/330 in the hardware standby mode. As in the software standby mode, all chip functions halt but the CPU register contents and on-chip RAM contents are held.

To recover from the hardware standby mode, first the $\overline{\text{RES}}$ pin should be made Low, then $\overline{\text{STBY}}$ should be made High, after which $\overline{\text{RES}}$ should be made High to restart from the reset state.

By stopping the clock, the hardware standby mode, like the software standby mode, like the software standby mode, reduces power consumption to an extremely low level.

		Supporting		On-chip RAM,	Recovery methods
Mode	Clock	CPU	functions	CPU registers	T-49-19-08
Sleep	Runs	Halts	Run	Held	Interrupt—Interrupt is accepted and interrupt handling begins. $\overline{\text{RES}}$—Transition to reset state $\overline{\text{STBY}}$—Transition to the hardware standby mode
Software standby	Halts	Halts	Halt	Held	External interrupt— The clock starts, and after a clock stabilization time set in an on-chip timer, execution of the external interrupt handling routine starts automatically. $\overline{\text{RES}}$—Clock starts, followed by transition to reset state. $\overline{\text{STBY}}$—Transition to the hardware standby mode
Hardware standby	Halts	Halts	Halt	Held	Recovered by making the $\overline{\text{RES}}$ pin Low, then the $\overline{\text{STBY}}$ pin High; waiting for the clock to stabilize; then making $\overline{\text{RES}}$ High.

Section 4. Operating Modes

T-49-19-08

The H8/330 has three operating modes. The mode is selected by the input at the mode pins (MD1 and MD0) at the instant the chip comes out of the reset state.

4.1 Mode 1 (Expanded Mode with On-Chip ROM Disabled)

This mode permits access to external memory and peripheral devices. Ports 1 and 2 are used as the address bus and port 3 as the data bus. Ports 8 and 9 are used in part for control signals.

The on-chip ROM is disabled. The corresponding addresses are mapped onto external memory.

The total address space, including on-chip and external addresses, is 64K bytes.

4.2 Mode 2 (Expanded Mode with On-Chip ROM Enabled)

Like mode 1, this mode permits access to external memory and peripheral devices, but when the chip comes out of reset, ports 1 and 2 are assigned as input ports. Software can select which pins of these ports to use for address output by setting bits in their data direction registers. Port 3 is used as the data bus, and ports 8 and 9 are used in part for control signals. The on-chip ROM is enabled.

The total address space, including on-chip and external addresses, is 64K bytes.

4.3 Mode 3 (Single -Chip Mode)

In this mode the external address space cannot be used. The H8/330 operates with only its on-chip ROM and RAM and on-chip register field (including the dual-port RAM, timer registers, I/O port registers, etc.). All I/O ports are available for general-purpose input and output.

When the dual-port RAM is enabled, it can be accessed by an external CPU.

Memory Map in Each Mode:

Mode 1 (on-chip ROM disabled)		Mode 2 (on-chip ROM enabled)		Mode 3 (single-chip mode)	
H'0000	Vector table	H'0000	Vector table	H'0000	Vector table
H'003D		H'003D		H'003D	
H'003E		H'003E		H'003E	
	External address space		On-chip ROM, 16K bytes		On-chip ROM, 16K bytes
		H'3FFF H'4000		H'3FFF	
			External address space		
H'FD7F H'FD80	On-chip RAM, 512 bytes	H'FD7F H'FD80	On-chip RAM, 512 bytes	H'FD80	On-chip RAM, 512 bytes
H'FF7F H'FF80	External address space	H'FF7F H'FF80	External address space	H'FF7F	
H'FF90		H'FF90		H'FF90	
H'FFFF	On-chip register field, 112 bytes*	H'FFFF	On-chip register field, 112 bytes*	H'FFFF	On-chip register field, 112 bytes

* H'FFA8 to H'FFAF are external addresses

Section 5. On-chip Peripherals

T-49-19-08


5.1 16-Bit Free-Running Timer

The H8/330 chip includes a single-channel free-running timer module (FRT). Using a 16-bit counter as a time base, the FRT can provide two independent waveform outputs and can measure the width of input pulse signals.

Features

- Selection of four counter clock sources
 - Three internal clock sources ($\phi/2$, $\phi/8$, $\phi/32$)
 - External clock source
- Two independent comparators, for output of two independent waveforms
- Input capture function
 - Selection of rising or falling edge
 - Four independent input capture registers, with buffer mode*
- Free-running counter (FRC) can be cleared by compare-match A
- Seven independent interrupts
 - Two compare-match interrupts
 - Four input capture interrupts
 - One overflow interrupt


* In the buffer mode, the four 16-bit input capture registers are used in two pairs. In each pair, one of the registers is used as a buffer for the other.



Buffer Operation

• Block Diagram


T-49-19-08



Block diagram of 16-bit Free Running Timer

Example of 2-Phase Pulse Output: An example of the output of two pulse signals with a 50% duty ratio and arbitrary phase difference is shown below.

T-49-19-08




5.2 8-Bit Timer

The H8/330 chip includes a multifunction 8-bit timer module with two independent channels. Each uses an 8-bit counter as a time base. These 8-bit timers can be employed, for example, to generate arbitrary pulse outputs.


Features

- Selection of four counter clock sources
 - Three internal clock sources ($\phi/8$, $\phi/64$, $\phi/1024$)
 - External clock source
- Two independent comparators
 - Two independent compare-match signals can be combined to control the timer output.
- The counter can be cleared by compare-match A or B, or by an external reset signal.
- Three independent interrupts
 - Two compare-match interrupts
 - One overflow interrupt



Block Diagram of 8-Bit Timer

- **Example of Pulse Output:** An example of the output of a pulse signal with an arbitrary duty cycle is shown below.




5.3 PWM Timer

The H8/330 has an on-chip PWM (Pulse Width Modulation) timer module with two independent channels. Each includes an 8-bit duty register (DTR) which can be set to give pulses with any duty ratio from 0 to 100%.

Features

- Selection of eight frequencies
- Resolution: 1/250
- Selection of positive or negative output logic



Block Diagram of PWM Timer

PWM Period and Resolution: The PWM period is specified by setting bits 2 to 0 (CKS2 to CKS0) of the timer control register (TCR). These bits select one of eight internal clock frequencies obtained by dividing the system clock frequency (ϕ).

			Description		
Bit 2 CKS2	Bit 1 CKS1	Bit 0 CKS0	Internal clock	Resolution	PWM period (Frequency)
0	0	0	$\phi/2$	200ns	50 μ s (20kHz)
0	0	1	$\phi/8$	800ns	200 μ s (5kHz)
0	1	0	$\phi/32$	3.2 μ s	800 μ s (1.25kHz)
0	1	1	$\phi/128$	12.8 μ s	3.2ms (312.5Hz)
1	0	0	$\phi/256$	25.6 μ s	6.4ms (156.3Hz)
1	0	1	$\phi/1024$	102.4 μ s	25.6ms (39.1Hz)
1	1	0	$\phi/2048$	204.8 μ s	51.2ms (19.5Hz)
1	1	1	$\phi/4096$	409.6 μ s	102.4ms (9.8Hz)


Note: Values shown are for a 10 MHz system Clock (ϕ).

5.4 Serial communication Interface

The H8/330 chip includes a single-channel serial communication interface (SCI). The SCI is an I/O module that communicates with an external device by asynchronous or clock-synchronized serial data transfer.

Features


- Supports both synchronous and asynchronous communication.
 - Separate input/output pins for each mode
- Supports full duplex communication.
- Can send and receive data continuously, using double-buffering data registers.
- Built-in baud rate generator can generate any clock rate.
- Selectable clock source: either the built-in baud rate generator or an external clock signal (ASCK or CSCK pin).
- Detects overrun errors, framing errors, and parity errors.
- Three independent interrupts: transmit-end, receive-end, and receive error.



Block Diagram of Serial Communication Interface

Asynchronous Mode: In the asynchronous communication mode individual characters are synchronized by start bits and stop bits.


- Eight transfer formats
 - Data length: 7 or 8 bits
 - Stop bit length: 1 or 2 bits
 - Parity bit: even, odd, or no parity
- Either the internal baud rate generator or an external clock input at the ASCK pin can be selected as the clock source.



Eight Data Formats

Synchronous Mode: In the synchronous mode data transfer is synchronized with a clock pulse. This mode is suitable for continuous, high-speed serial communication.

- Data length: 8 bits/character
- Detects overrun errors
- The transmit/receive clock can be provided by the on-chip baud rate generator or by an external clock input at the CSCK pin.
- LSB-first: the least significant data bit is sent and received first.
- Can communicate with the HD64180, HD6301, and other chips supporting a synchronous communication mode.



Data Format in Synchronous Mode (Example)

BRR Settings for Typical Bit Rates (Asynchronous Mode)

XTAL (MHz) ϕ (MHz)	19.6608			20		
	9.8304			10		
Bit rate (bits/s)	Baud rate gener- ator input clock	BRR value	Error (%)	Baud rate gener- ator input clock	BRR value	Error (%)
110	ϕ/16	174	-0.26	ϕ/64	43	+0.88
150	ϕ/16	127	0	ϕ/16	129	+0.16
300	ϕ/4	255	0	ϕ/16	64	+0.16
600	ϕ/4	127	0	ϕ/4	129	+0.16
1200	ϕ	255	0	ϕ/4	64	+0.16
2400	ϕ	127	0	ϕ	129	+0.16
4800	ϕ	63	0	ϕ	64	+0.16
9600	ϕ	31	0	ϕ	32	-1.36
19200	ϕ	15	0	ϕ	15	+1.73
38400	ϕ	7	0	ϕ	7	+1.73

Note: The error should preferably be 1% or less.

$$N = [\text{OSC} + (64 \times 2^n \times B)] \times 10^6 - 1$$

N: BRR value of baud rate generator; $0 \leq N \leq 255$

OSC: Frequency of crystal (MHz)

B: Bit rate (bits/s)

n: Baud rate generator input clock No.; $n = 0, 1, 2, 3$

CKS1	CKS0	n	Clock
0	0	0	ϕ
0	1	1	ϕ/4
1	0	2	ϕ/16
1	1	3	ϕ/64

BRR Settings for Typical Bit Rates (Synchronous Mode)

T-49-19-08

XTAL (MHz) ϕ (MHz)	10		16		20	
	5		8		10	
Bit rate (bits/s)	Baud rate generator input clock	BRR value	Baud rate generator input clock	BRR value	Baud rate generator input clock	BRR value
250	—	—	ϕ/64	124	—	—
500	—	—	ϕ/16	249	—	—
1k	—	—	ϕ/16	124	—	—
2.5k	ϕ/4	124	ϕ/4	199	ϕ/4	249
5k	ϕ	249	ϕ/4	99	ϕ/4	124
10k	ϕ	124	ϕ	199	ϕ	249
25k	ϕ	49	ϕ	79	ϕ	99
50k	ϕ	24	ϕ	39	ϕ	49
100k	—	—	ϕ	19	ϕ	24
250k	ϕ	4	ϕ	7	ϕ	9
500k	—	—	ϕ	3	ϕ	4
1M	—	—	ϕ	1	—	—
2.5M					ϕ	0

Note: Blanks indicate unavailable settings. A dash (—) indicates that the setting is possible, but incurs error.

$$N = [\text{OSC} \div (8 \times 2^{2n} \times B)] \times 10^6 - 1$$

N: BRR value of baud rate generator; $0 \leq N \leq 255$

OSC: Frequency of crystal (MHz)

B: Bit rate (bits/s)

n: Baud rate generator input clock No.; $n = 0, 1, 2, 3$

CKS1	CKS0	n	Clock
0	0	0	ϕ
0	1	1	ϕ/4
1	0	2	ϕ/16
1	1	3	ϕ/64


5.5 A/D Converter

T-49-19-08

One of the H8/330's on-chip supporting modules is an 8-bit analog-to-digital converter which can be programmed for input of up to eight analog signal channels.

Features

- 8-Bit resolution
- Eight analog input pins
- Fast: minimum conversion time is 12.2 μ s per channel (at 10 MHz)
- Selectable mode
 - Single mode: A/D conversion of one channel
 - Scan mode: Continuous conversion of 1 to 4 channels
- Four 8-bit data registers. A/D-converted results are transferred to data registers corresponding to each channel and stored.
- A/D conversion can be started by an external trigger signal
- Generates a CPU interrupt (ADI: A/D conversion end) at the completion of A/D conversion.



Block Diagram of A/D Converter

A/D Operation: Analog-to-digital conversion is performed by successive approximations, with 8-bit resolution. The input channels are selected by the channel select bits (CH2 to CH0) of the ADCSR.

Bit 2 CH2	Bit 1 CH1	Bit 0 CH0	Channel(s) selected	
			Single mode	Scan mode
0	0	0	AN0 (Initial value)	AN0
		1	AN1	AN1 to AN0
	1	0	AN2	AN2 to AN0
		1	AN3	AN3 to AN0
1	0	0	AN4	AN4
		1	AN5	AN5 to AN4
	1	0	AN6	AN6 to AN4
		1	AN7	AN7 to AN4

Single Mode: In this mode A/D conversion is performed on one channel under CPU control. Conversion starts when the CPU sets the ADST bit in the ADCSR. When the conversion is completed, the completion flag (ADF) is set. If the interrupt enable bit (ADIE) is also set, an A/D conversion end interrupt (ADI) is requested.

Scan Mode: This mode can be used to monitor analog inputs on one to four channels. When the CPU sets the ADST bit, A/D conversion starts on the first selected channel. As soon as conversion of the first channel is completed, conversion of the next channel begins. (If only one channel is selected, conversion of this channel begins again.) A/D conversion continues in this way until the ADST bit is cleared. The converted results for each channel are transferred to and stored in the data registers ADDRA to ADDR4.

The ADST bit can also be set by the A/D external trigger signal ($\overline{\text{ADTRG}}$), instead of by the CPU.

5.6 I/O Ports

The H8/330 has 58 input/output pins and 8 input-only pins. The direction of the input/output pins is specified by setting or clearing a bit in a data direction register for each port

Input/Output Characteristics:

Parameter	Symbol	Conditions	—Preliminary—		Unit
			Min.	Max.	
Output High voltage	VOH	IOH = -200μA	VCC - 0.5	—	V
(all outputs)		IOH = -1mA	3.5	—	V
Output Low voltage	VOL	All outputs	IOH = 1.6mA	—	V
		Port 1, 2	IOH = 10mA	—	V
Input High voltage	VIH		2.2	VCC + 0.3	V
Input Low voltage	VIL		- 0.3	0.8	V
Schmitt trigger input voltages	VT+		2.0	3.5	V
	VT-		1.0	2.5	V
	VT+ - VT-		0.4	—	V
Input pull-up current	-Ip	Vin = 0V	30	250	μA

- **MOS Input Pull-Ups:** Ports 3 and 4 have MOS input pull-up transistors. These pull-ups are switched on and off by setting the bits in the data direction register (DDR) and data register (DR) as shown next.

DDR	DR	MOS Pull-Up
1	0	OFF
	1	
0	0	ON
	1	

Port Functions:

Port	Description	Pins	Expanded modes		Single-chip mode (mode 3)	
			Mode 1	Mode 2	Non-slave*	Slave*
Port 1	8-bit input-output port - Can drive LEDs	P10 – P17/ A0 – A7	Address bus (Low)	Input pins or address bus (Low) (When DDR = 1)	Input/output port	Input/output port
Port 2	8-bit input-output port - Can drive LEDs	P20 – P27/ A8 – A15	Address bus (High)	Input pins or address bus (High) (When DDR = 1)	Input/output port	Input/output port
Port 3	8-bit input-output port	P30 – P37/ DDB0 – DDB7/ D0 – D7	Data bus	Data bus	Input/output port	Dual-port RAM data bus
Port 4	8-bit input-output port	P40 – P47	Input/output port. Also provides input/output pins for 8-bit timers 0 and 1 (TMCI0, TMO0, TMRI0, TMCI1, TMO1, TMRI1) and output pins for PWM timers 0 and 1 (PW0, PW1)			
Port 5	3-bit input-output port	P50 – P52	Input/output port. Also provides asynchronous serial communication input/output pins (ATxD, ARxD, ASCK)			
Port 6	8-bit input-output port	P60 – P67	Input/output port. Also provides input/output pins for free-running timer (FTCI, FTOA, FTIA, FTIB, FTIC, FTID, FTOB) and interrupt input pins ($\overline{\text{IRQ}}_6$, $\overline{\text{IRQ}}_7$)			
Port 7	8-bit input port	P70 – P77	Input port. Also provides analog input pins for A/D converter			
Port 8	7-bit input-output port	P80 / RS0 / E	E clock output pin (after reset) or input port (when DDR = 0)		Input/output port	Dual-port RAM register select signals (RS0 to RS3)
		P81 / RS1 / $\overline{\text{IOS}}$	Input pin (after reset) or $\overline{\text{IOS}}$ output pin (when DDR = 1)			
		P82 / RS2 P83 / RS3	Input/output pins			
		P84 / CTxD / $\overline{\text{IRQ}}_3$ P85 / CRxD / $\overline{\text{IRQ}}_4$ P86 / CSCK / $\overline{\text{IRQ}}_5$	Input/output pins. Also provide synchronous serial communication input/output pins (CTxD, CRxD, CSCK) and external interrupt input pins ($\overline{\text{IRQ}}_3$, $\overline{\text{IRQ}}_4$, $\overline{\text{IRQ}}_5$).			
Port 9	8-bit input-output port	P90 / $\overline{\text{IRQ}}_2$ / $\overline{\text{ADTRG}}$ P91 / $\overline{\text{IRQ}}_1$ P92 / $\overline{\text{IRQ}}_0$	Input/output pins, external interrupt pins ($\overline{\text{IRQ}}_0$ to $\overline{\text{IRQ}}_2$), and A/D conversion trigger input pin ($\overline{\text{ADTRG}}$).			
		P93 / $\overline{\text{CS}}$ / RD	RD output		Input/output pins	Dual-port RAM $\overline{\text{CS}}$ input
		P94 / $\overline{\text{OE}}$ / WR	WR output			Dual-port RAM $\overline{\text{OE}}$ input
		P95 / RDY / $\overline{\text{AS}}$	AS output			Dual-port RAM RDY output (NMOS open drain)
		P96 / $\emptyset$	$\emptyset$ output		Input pin (after reset) or $\emptyset$ output (when DDR = 1)	
		P97 / $\overline{\text{WE}}$ / $\overline{\text{WAIT}}$	$\overline{\text{WAIT}}$ input		Input/output pin	Dual-port RAM $\overline{\text{WE}}$ input

Note: All ports except port 7 have programmable pull-up resistors that can be used in the input state.

* Non-slave: when the dual-port RAM is disabled (DPME = 0)


Slave: when the dual-port RAM is enabled (DPME = 1)

5.7 Dual-Port RAM

The H8/330 has an on-chip 15-byte dual-port RAM (DPRAM) that can be accessed by both the H8/330's CPU and an external CPU. The dual-port RAM can be used in the single-chip mode when the DPME bit is set to "1." The dual-port RAM can be used for master-slave parallel communication in a master/slave microcomputer system in which the H8/330 is the slave.

Features


- 15-Byte RAM
- Standard memory interface simplifies connection to an external (master) CPU
- Simple master-slave protocol
- Can generate a master CPU interrupt request



Block Diagram of Dual-Port RAM

5.8 RAM


The H8/330 has 512 bytes of high-speed static RAM on-chip. the RAM is linked to the CPU via a 16-bit data bus, so both byte and word data are accessed in two states. This allows particularly rapid transfer of word data. The on-chip RAM can be enabled and disabled by the RAM enable (RAME) bit.



Block Diagram of RAM

5.9 PROM (or Masked ROM)


The H8/330 has 16K bytes of on-chip one-time, user-programmable PROM or masked ROM. Like the on-chip RAM, the on-chip ROM is linked to the CPU via a 16-bit data bus and accessed in two states.



Block Diagram of PROM (or Masked ROM)

PROM Programming: When set to the PROM mode, the H8/330 suspends its microcomputer functions and enables data to be written directly to the on-chip PROM. The on-chip PROM can be written and read according to the same specifications as the 27C256 EPROM ($V_{PP} = 12.5V$). If an adapter socket is used to convert from 80 or 84 to 28 pins, the PROM can be programmed easily using a commercially available PROM writer. The programmable addresses are H'0000 to H'3FFF.

T-49-19-08

**H8/330 Programming Socket Adapter**


Section 6. Packaging/Pinouts

T-49-19-08

The H8/330 is offered in the following packages:

6.1 80-Pin QFP (Quad Flat Pack)

- One-time, user-programmable ZTAT ROM version
- Mask ROM version




QFP Pin Arrangement (Top view)

6.2 84-Pin PLCC (Plastic Leaded Chip Carrier)

T-49-19-08

- One-time, user-programmable ZTAT ROM version
- Mask ROM version




PLCC Pin Arrangement (Top View)

6.3 84-Pin Ceramic LCC (Leadless Chip Carrier)

T-49-19-08

- UV Erasable EPROM version (with a window)
- 100% compatible with PLCC



LCC Pin Arrangement (Top View)

6.4 Pin Assignments in Each Mode Operating

T-49-19-08

Pin No.		Pin name				Pin No.		Pin name			
CP-84	FP-80A	Single-chip mode		Expanded modes		CP-84	FP-80A	Single-chip mode		Expanded modes	
CG-84	80A	Non-slave*	Slave*	Mode 1	Mode 2	CG-84	80A	Non-slave*	Slave*	Mode 1	Mode 2
1	71	P36	OBB6	D6	D6	43	30	P70/AN0		P70/AN0	P70/AN0
2	—	Vss		Vss	Vss	44	31	P71/AN1		P71/AN1	P71/AN1
3	72	P37	OBB7	D7	D7	45	32	P72/AN2		P72/AN2	P72/AN2
4	73	Vss		Vss	Vss	46	33	P73/AN3		P73/AN3	P73/AN3
5	74	P80	RS0	P80/E	P80/E	47	34	P74/AN4		P74/AN4	P74/AN4
6	75	P81	RS1	P81/IOS	P81/IOS	48	35	P75/AN5		P75/AN5	P75/AN5
7	76	P82	RS2	P82	P82	49	36	P76/AN6		P76/AN6	P76/AN6
8	77	P83	RS3	P83	P83	50	37	P77/AN7		P77/AN7	P77/AN7
9	78	P84/CTxD/IRQ3		P84/CTxD/IRQ3	P84/CTxD/IRQ3	51	38	AVss		AVss	AVss
10	79	P85/CRxD/IRQ4		P85/CRxD/IRQ4	P85/CRxD/IRQ4	52	39	P40/TMCI0		P40/TMCI0	P40/TMCI0
11	80	P86/CSCK/IRQ5		P86/CSCK/IRQ5	P86/CSCK/IRQ5	53	40	P41/TMO0		P41/TMO0	P41/TMO0
12	1	RES		RES	RES	54	41	P42/TMRI0		P42/TMRI0	P42/TMRI0
13	2	XTAL		XTAL	XTAL	55	42	P43/TMCI1		P43/TMCI1	P43/TMCI1
14	3	EXTAL		EXTAL	EXTAL	56	43	P44/TMO1		P44/TMO1	P44/TMO1
15	4	MD1		MD1	MD1	57	44	P45/TMRI1		P45/TMRI1	P45/TMRI1
16	5	MD0		MD0	MD0	58	45	P46/PW0		P46/PW0	P46/PW0
17	6	NMI		NMI	NMI	59	46	P47/PW1		P47/PW1	P47/PW1
18	7	STBY		STBY	STBY	60	47	Vcc		Vcc	Vcc
19	8	Vcc		Vcc	Vcc	61	48	P27		A15	P27/A15
20	9	P52/ASCK		P52/ASCK	P52/ASCK	62	49	P26		A14	P26/A14
21	10	P51/ARxD		P51/ARxD	P51/ARxD	63	50	P25		A13	P25/A13
22	11	P50/ATxD		P50/ATxD	P50/ATxD	64	—	Vss		Vss	Vss
23	12	Vss		Vss	Vss	65	51	P24		A12	P24/A12
24	—	Vss		Vss	Vss	66	52	P23		A11	P23/A11
25	13	P97	WE	WAIT	WAIT	67	53	P22		A10	P22/A10
26	14	P96/φ		φ	φ	68	54	P21		A9	P21/A9
27	15	P95	RDY	AS	AS	69	55	P20		A8	P20/A8
28	16	P94	OE	WR	WR	70	56	Vss		Vss	Vss
29	17	P93	CS	RD	RD	71	57	P17		A7	P17/A7
30	18	P92/IRQ0		P92/IRQ0	P92/IRQ0	72	58	P16		A6	P16/A6
31	19	P91/IRQ1		P91/IRQ1	P91/IRQ1	73	59	P15		A5	P15/A5
32	20	P90/IRQ2/ADTRG		P90/IRQ2/ADTRG	P90/IRQ2/ADTRG	74	60	P14		A4	P14/A4
33	21	P60/FTCI		P60/FTCI	P60/FTCI	75	61	P13		A3	P13/A3
34	22	P61/FTOA		P61/FTOA	P61/FTOA	76	62	P12		A2	P12/A2
35	23	P62/FTIA		P62/FTIA	P62/FTIA	77	63	P11		A1	P11/A1
36	24	P63/FTIB		P63/FTIB	P63/FTIB	78	64	P10		A0	P10/A0
37	25	P64/FTIC		P64/FTIC	P64/FTIC	79	65	P30	DDB0	D0	D0
38	26	P65/FTID		P65/FTID	P65/FTID	80	66	P31	DDB1	D1	D1
39	27	P66/FTOB/IRQ6		P66/FTOB/IRQ6	P66/FTOB/IRQ6	81	67	P32	DDB2	D2	D2
40	28	P67/IRQ7		P67/IRQ7	P67/IRQ7	82	68	P33	DDB3	D3	D3
41	—	Vss		Vss	Vss	83	69	P34	DDB4	D4	D4
42	25	AVcc		AVcc	AVcc	84	70	P35	DDB5	D5	D5

* Non-slave: when the dual-port RAM is disabled (DPME=0)

Slave: when the dual-port RAM is enabled (DPME=1)

6.5 Pin Functions

T-49-19-08

Type	Symbol	I/O	Function	Type	Symbol	I/O	Function
Power	Vcc	I	Power supply	PWM timer	PW0, PW1	O	PWM timer output (channels 0 and 1)
	Vss	I	Ground				
Clock	XTAL	I	Crystal	Serial communication interface (SCI)	Asyn-chronous	ATxD	O Transmit data output
	EXTAL	I	External clock			ARxD	I Receive data input
	φ	O	System clock			ASCK	I/O Serial clock input/output
	E	O	Enable clock		Syn-chronous	CTxD	O Transmit data output
System control	RES	I	Reset			CRxD	I Receive data input
	STBY	I	Standby			CSCK	I/O Serial clock input/output
Address bus	A0-A15	O	Address bus	A/D converter		AN0-AN7	I Analog input
Data bus	D0-D7	I/O	Data bus			ADTRG	I A/D conversion external trigger input
Bus control	WAIT	I	Wait			AVcc	I Analog power supply
	RD	O	Read			AVss	I Analog ground
	WR	O	Write	Dual-port RAM (DPRAM)		DDB0-DDB7	I DPRAM data bus
	AS	O	Address strobe			CS	I Chip select
Interrupts	IOS	O	I/O select			RS0-RS3	I DPRAM register select
	NMI	I	Nonmaskable interrupt			OE	I Output enable
Operating mode control	IRQ0-IRQ7	I	Interrupt request 0 to 7			WE	I Write enable
	MD0, MD1	I	Mode control			RDY	O Ready
16-Bit free-running timer (FRT)	FTCI	I	FRT counter clock input	I/O ports		P10-P17	I/O Port 1
	FTOA	O	FRT output compare A			P20-P27	I/O Port 2
	FTOB	O	FRT output compare B			P30-P37	I/O Port 3
	FTIA	I	FRT input capture A			P40-P47	I/O Port 4
	FTIB	I	FRT input capture B			P50-P52	I/O Port 5
	FTIC	I	FRT input capture C			P60-P67	I/O Port 6
	FTID	I	FRT input capture D			P70-P77	I Port 7
8-Bit timer (TMR)	TMO0, TMO1	O	8-Bit timer clock output (channels 0 and 1)			P80-P86	I/O Port 8
	TMCI0, TMC1	I	8-Bit timer clock input (channels 0 and 1)			P90-P97	I/O Port 9
	TMRI0, TMRI1	I	8-Bit timer counter reset input (channels 0 and 1)				

Section 7. Development Tools

T-49-19-08

The H8/330 programming environment includes both software and hardware tools for efficient program development.

Software

- H8/300 Assembler
- H8/300 Simulator/Debugger
- H8/300 C Compiler
- Linkage editor (including librarian and load module converter)

Hardware

- H8/330 ASE (Adaptive System Evaluator)

7.1 Software

Assembler

- Supports structured assembly.
- IEEE standard instructions and directives.
- Generates SYSROF object format.

H8/300 Simulator/Debugger

- Enables the user to debug programs on a host computer, without a target system.
- Can trace registers and provide breakpoint control.
- Permits simulation with relocatable object code.
- Supports multiuser debugging for team program development.

C Compiler


- Confirms to ANSI (American National Standards Institute) C-language specifications.
- Optimizing feature minimizes object program size.
- Can generate assembly-language output in addition to object code.

Linkage Editor (Including Librarian and Load Module Converter)

- The linkage editor links object programs output by the assembler or C compiler (in SYSROF format) to create relocatable load modules (in SYSROF format).
- The librarian stores user programs and libraries supplied by the compiler in files.
- The load module converter converts SYSROF-format load-module files output by the linkage editor to S-type files.

7.2 Hardware

Realtime emulator (ASE)



H8/330 ASE

Hardware Breakpointing (2 Breakpoints)

- Settable breakpoint conditions
 - Address bus (range specification allowed)
 - Data bus (range specification allowed)
 - Program counter
 - $\overline{RD}/\overline{WR}$ signal
 - External interrupts ($\overline{NMI}$, $\overline{IRQ0}$ to $\overline{IRQ7}$)
 - Condition-match count (Maximum count: 4095)
 - Delay count (Maximum 4095 cycles)
- Sequential breakpointing
 - Program execution halts when two breakpoints are passed in a specified order.

PC Breakpointing (255 Breakpoints)

- Settable breakpoint conditions
 - Program counter
 - Condition-match count
- Sequential breakpointing
 - Program execution halts when four breakpoints are passed in a specified order.

Triggering (One Trigger Point)

Trace information can be viewed without stopping the CPU. The settable conditions and breakpoints are the same as for hardware.

Realtime Trace

- Information traced
 - Address bus
 - Data bus
 - External probe signals
- Trace information capture
 - Free trace (all trace information generated during execution is captured)
 - Range specification (specified trace capture conditions)
- Trace information search
 - Information in the trace buffer can be searched according to specified conditions

Coverage Function

- Indicates the percent of the address area covered in a program run.

Performance Analysis

- Measures program execution efficiency.

Parallel Mode

- Commands can be entered as the program executes, without halting execution.

Symbolic Debugger

- Debugging can be carried out using source program labels or line numbers.

Section 8. H8/330 Order Numbers

CATEGORY	ORDER NUMBER	DESCRIPTION
COMPONENT	HD6473308F10 HD6433308F10 HD6473308CG10 HD6473308CP10 HD6433308CP10	10 MHz ZTAT PROM IN QFP PACKAGE 10 MHz MASK ROM IN QFP PACKAGE 10 MHz UV ERASABLE EPROM IN LCC PACKAGE 10 MHz ZTAT PROM IN PLCC PACKAGE 10 MHz MASK ROM IN PLCC PACKAGE
EMULATOR	HS640AST01H HS338ABX01H HS640AEMD01H HS640AEMS01H HS338ACC84H	H-SERIES ASE STATION H8/330 EMULATOR BUFFER BOX 4 MB DRAM MEMORY EXPANSION BOARD FOR EMULATOR BUFFER BOX (OPTIONAL) 512 KB SRAM MEMORY EXPANSION BOARD FOR EMULATOR BUFFER BOX (OPTIONAL) END USER CABLE FOR 84-PIN PLCC PACKAGE
SOCKET ADAPTERS	HS338ESC01H HS338ESG01H HS338ESH01H	PLCC PROGRAMMING SOCKET ADAPTER QFP PROGRAMMING SOCKET ADAPTER LCC PROGRAMMING SOCKET ADAPTER
SOFTWARE	AS308PASI1SF HS308VASV1SF HS308VSDV1SF HS308VCLV1SM HS032VLEV3SF	IBM-PC H8/300 CROSS-ASSEMBLER & UTILITIES (1) VAX/VMS H8/300 CROSS-ASSEMBLER VAX/VMS H8/300 SIMULATOR/DEBUGGER VAX/VMS H8/300 C COMPILER VAX/VMS H SERIES LINKAGE EDITOR

NOTES:

(1) UTILITIES INCLUDE LINKER, SIMULATOR/DEBUGGER, LIBRARIAN, OBJECT CODE CONVERTER, CPU ANALYZER AND PREPROCESSOR