

## Section 13 Electrical Characteristics

### 13.1 Absolute Maximum Ratings

Table 13-1 lists the absolute maximum ratings.

**Table 13-1 Absolute Maximum Ratings**

Item	Symbol	Value	Unit
Power supply voltage	$V_{cc}$	-0.3 to +7.0	V
Analog power supply voltage	$AV_{cc}$	-0.3 to +7.0	V
Programming voltage	$V_{pp}$	-0.3 to +13.0	V
Input voltage	Ports other than Port C Port B	$V_{in}$ $AV_{in}$	-0.3 to $V_{cc} + 0.3$ -0.3 to $AV_{cc} + 0.3$
Operating temperature	$T_{opr}$	-20 to +75	°C
Storage temperature	$T_{slg}$	-55 to +125	°C


Note: Permanent damage may occur to the chip if maximum ratings are exceeded. Normal operation should be under the conditions specified in Electrical Characteristics. Exceeding these values can result in incorrect operation and reduced reliability.

### 13.2 Electrical Characteristics


#### 13.2.1 Power Supply Voltage and Operating Range

The power supply voltage and operating range are indicated by the shaded region in the figures below.


1. Power supply voltage vs. oscillator frequency range



2. Power supply voltage vs. clock frequency range



3. Analog power supply voltage vs. A/D converter operating range



### 13.2.2 DC Characteristics

Table 13-2 lists the DC characteristics of the HD6473644.

**Table 13-2 DC Characteristics**

$V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$ ,  $V_{SS} = 0.0 \text{ V}$ ,  $T_a = -20^\circ\text{C} \text{ to } +75^\circ\text{C}$  unless otherwise indicated.

Item	Symbol	Applicable Pins	Values				Unit	Test Condition	Notes
			Min	Typ	Max				
Input high voltage	$V_{IH}$	$\overline{RES}$ , $\overline{INT}_0$ to $\overline{INT}_7$ , $\overline{IRQ}_0$ to $\overline{IRQ}_3$ , $\overline{ADTRG}$ , $\overline{TMIB}$ ,	0.8 $V_{CC}$	—	$V_{CC} + 0.3$	V			
		TMRIV, TMCIV, FTCI, FTIA, FTIB, FTIC, FTID, $SCK_1$ , $SCK_3$ TRGV	0.9 $V_{CC}$	—	$V_{CC} + 0.3$			$V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$ including subactive mode	
		$SI_1$ , RXD $P1_0$ , $P1_4$ to $P1_7$ , $P2_0$ to $P2_2$ , $P3_0$ to $P3_2$	0.7 $V_{CC}$	—	$V_{CC} + 0.3$	V			
		$P5_0$ to $P5_7$ , $P6_0$ to $P6_7$ , $P7_3$ to $P7_7$ , $P8_0$ to $P8_7$ , $P9_0$ to $P9_4$	0.8 $V_{CC}$	—	$V_{CC} + 0.3$			$V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$ including subactive mode	
		$PB_0$ to $PB_7$ ,	0.7 $V_{CC}$	—	$AV_{CC} + 0.3$				
			0.8 $V_{CC}$	—	$AV_{CC} + 0.3$			$V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$ including subactive mode	
		$OSC_1$	$V_{CC} - 0.5$	—	$V_{CC} + 0.3$	V			
			$V_{CC} - 0.3$	—	$V_{CC} + 0.3$			$V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$ including subactive mode	

Note: Connect the TEST pin to  $V_{SS}$ .

**Table 13-2 DC Characteristics (cont)** $V_{cc} = 4.0 \text{ V to } 5.5 \text{ V}$ ,  $V_{ss} = 0.0 \text{ V}$ ,  $T_a = -20^\circ\text{C} \text{ to } +75^\circ\text{C}$  unless otherwise indicated.

Item	Symbol	Applicable Pins	Values				Test Condition	Notes
			Min	Typ	Max	Unit		
Input low voltage	$V_{IL}$	$\overline{RES},$ $\overline{INT}_0$ to $\overline{INT}_7$ , $\overline{IRQ}_0$ to $\overline{IRQ}_3$ , $\overline{ADTRG},$ TMIB,	-0.3	—	0.2	$V_{cc}$	V	
		TMRIV, TMCIV, FTCI, FTIA, FTIB, FTIC, FTID, SCK <sub>1</sub> , SCK <sub>3</sub> , TRGV	-0.3	—	0.1	$V_{cc}$		$V_{cc} = 2.7 \text{ V to } 5.5 \text{ V}$ including subactive mode
		SI <sub>1</sub> , RXD, P1 <sub>0</sub> , P1 <sub>4</sub> to P1 <sub>7</sub> , P2 <sub>0</sub> to P2 <sub>2</sub> , P3 <sub>0</sub> to P3 <sub>2</sub> , P5 <sub>0</sub> to P5 <sub>7</sub> ,	-0.3	—	0.3	$V_{cc}$	V	
		P6 <sub>0</sub> to P6 <sub>7</sub> , P7 <sub>3</sub> to P7 <sub>7</sub> , P8 <sub>0</sub> to P8 <sub>7</sub> , P9 <sub>0</sub> to P9 <sub>4</sub> , PB <sub>0</sub> to PB <sub>7</sub>	-0.3	—	0.2	$V_{cc}$	V	$V_{cc} = 2.7 \text{ V to } 5.5 \text{ V}$ including subactive mode
	OSC <sub>1</sub>		-0.3	—	0.5	V		
			-0.3	—	0.3			$V_{cc} = 2.7 \text{ V to } 5.5 \text{ V}$ including subactive mode

Note: Connect the TEST pin to  $V_{ss}$ .

**Table 13-2 DC Characteristics (cont)** $V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$ ,  $V_{SS} = 0.0 \text{ V}$ ,  $T_a = -20^\circ\text{C}$  to  $+75^\circ\text{C}$  unless otherwise indicated.

Item	Symbol	Applicable Pins	Values					Notes
			Min	Typ	Max	Unit	Test Condition	
Output high voltage	$V_{OH}$	P1 <sub>0</sub> , P1 <sub>4</sub> to P1 <sub>7</sub> ,	$V_{CC} - 1.0$	—	—	V	$-I_{OH} = 1.0 \text{ mA}$	
		P2 <sub>0</sub> to P2 <sub>2</sub> ,	$V_{CC} - 1.0$			$-I_{OH} = 1.5 \text{ mA}$		
		P3 <sub>0</sub> to P3 <sub>2</sub> ,	$V_{CC} - 0.5$			$V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$		
		P5 <sub>0</sub> to P5 <sub>7</sub> ,	$-I_{OH} = 0.1 \text{ mA}$					
		P6 <sub>0</sub> to P6 <sub>7</sub> ,						
		P7 <sub>3</sub> to P7 <sub>7</sub> ,				$V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$		
		P8 <sub>0</sub> to P8 <sub>7</sub> ,				$I_{OL} = 0.4 \text{ mA}$		
		P9 <sub>0</sub> to P9 <sub>4</sub>						
		P6 <sub>0</sub> to P6 <sub>4</sub>				$I_{OL} = 10.0 \text{ mA}$		
						$I_{OL} = 1.6 \text{ mA}$		
Output low voltage	$V_{OL}$	P1 <sub>0</sub> , P1 <sub>4</sub> to P1 <sub>7</sub> ,	—	—	0.6	V	$I_{OL} = 1.6 \text{ mA}$	
		P2 <sub>0</sub> to P2 <sub>2</sub> ,						
		P3 <sub>0</sub> to P3 <sub>2</sub> ,						
		P5 <sub>0</sub> to P5 <sub>7</sub> ,						
		P7 <sub>3</sub> to P7 <sub>7</sub> ,				$V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$		
		P8 <sub>0</sub> to P8 <sub>7</sub> ,				$I_{OL} = 0.4 \text{ mA}$		
		P9 <sub>0</sub> to P9 <sub>4</sub>						
		P6 <sub>0</sub> to P6 <sub>4</sub>				$V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$		
						$I_{OL} = 0.4 \text{ mA}$		
		PB <sub>0</sub> to PB <sub>7</sub>						
Input/output leakage current	$ I_{IL} $	OSC <sub>1</sub> ,	—	—	1.0	$\mu\text{A}$	$V_{IN} = 0.5 \text{ V to } (V_{CC} - 0.5 \text{ V})$	
		P1 <sub>0</sub> , P1 <sub>4</sub> to P1 <sub>7</sub> ,						
		P2 <sub>0</sub> to P2 <sub>2</sub> ,						
		P3 <sub>0</sub> to P3 <sub>2</sub> ,						
		P5 <sub>0</sub> to P5 <sub>7</sub> ,						
		P6 <sub>0</sub> to P6 <sub>7</sub> ,						
		P7 <sub>0</sub> to P7 <sub>7</sub> ,						
		P8 <sub>0</sub> to P8 <sub>7</sub> ,						
		P9 <sub>0</sub> to P9 <sub>4</sub>						
		PB <sub>0</sub> to PB <sub>7</sub>				$V_{IN} = 0.5 \text{ V to } AV_{CC} - 0.5 \text{ V}$		

**Table 13-2 DC Characteristics (cont)** $V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$ ,  $V_{SS} = 0.0 \text{ V}$ ,  $T_a = -20^\circ\text{C}$  to  $+75^\circ\text{C}$  unless otherwise indicated.

Item	Symbol	Applicable Pins	Values				Test Condition	Notes
			Min	Typ	Max	Unit		
Input leakage current	$ I_{IL} $	$\bar{RES}$ , $\bar{IRQ}_n$	—	—	20	$\mu\text{A}$	$V_{IN} = 0.5 \text{ V to } (V_{CC} - 0.5 \text{ V})$	
Pull-up MOS current	$-I_p$	$P1_0$ to $P1_7$ , $P3_0$ to $P3_2$ ,	50	—	300	$\mu\text{A}$	$V_{CC} = 5 \text{ V}$ , $V_{IN} = 0 \text{ V}$	
		$P50$ to $P57$	—	25	—		$V_{CC} = 2.7 \text{ V}$ , $V_{IN} = 0 \text{ V}$	Reference value
Input capacitance	$C_{IN}$	All input pins except $\bar{RES}$ ,	—	—	15.0	$\text{pF}$	$f = 1 \text{ MHz}$ , $V_{IN} = 0 \text{ V}$ $T_a = 25^\circ\text{C}$	
		$\bar{RES}$	—	—	60.0			
		$\bar{IRQ}_n$	—	—	30.0			
Active mode current dissipation	$I_{OPE1}$	$V_{CC}$	—	10	15	$\text{mA}$	Active (high-speed) mode $V_{CC} = 5 \text{ V}$ , $f_{osc} = 10 \text{ MHz}$	1, 2
			—	5	—		$V_{CC} = 2.7 \text{ V}$ , $f_{osc} = 10 \text{ MHz}$	
	$I_{OPE2}$	$V_{CC}$	—	2	3	$\text{mA}$	Active (medium-speed) mode $V_{CC} = 5 \text{ V}$ , $f_{osc} = 10 \text{ MHz}$	1, 2
			—	1	—		$V_{CC} = 2.7 \text{ V}$ , $f_{osc} = 10 \text{ MHz}$	
Sleep mode current dissipation	$I_{SLEEP1}$	$V_{CC}$	—	5	7	$\text{mA}$	Sleep (high-speed) mode $V_{CC} = 5 \text{ V}$ , $f_{osc} = 10 \text{ MHz}$	1, 2
			—	2	—		$V_{CC} = 2.7 \text{ V}$ , $f_{osc} = 10 \text{ MHz}$	
	$I_{SLEEP2}$	$V_{CC}$	—	2	3	$\text{mA}$	Sleep (medium-speed) mode $V_{CC} = 5 \text{ V}$ , $f_{osc} = 10 \text{ MHz}$	1, 2
			—	1	—		$V_{CC} = 2.7 \text{ V}$ , $f_{osc} = 10 \text{ MHz}$	
Subactive mode current dissipation	$I_{SUB}$	$V_{CC}$	—	10	20	$\mu\text{A}$	$V_{CC} = 2.7 \text{ V}$ 32-kHz crystal oscillator ( $\phi_{SUB} = \phi_w/2$ )	1, 2
			—	10	—	$\mu\text{A}$	$V_{CC} = 2.7 \text{ V}$ 32-kHz crystal oscillator ( $\phi_{SUB} = \phi_w/8$ )	1, 2
								Reference value

**Table 13-2 DC Characteristics (cont)** $V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}, V_{SS} = 0.0 \text{ V}, T_a = -20^\circ\text{C to } +75^\circ\text{C}$  unless otherwise indicated.

Item	Symbol	Applicable Pins	Values					Notes
			Min	Typ	Max	Unit	Test Condition	
Subsleep mode current dissipation	$I_{SUBSP}$	$V_{CC}$	—	5	10	$\mu\text{A}$	$V_{CC} = 2.7 \text{ V}$ 32-kHz crystal oscillator $(\phi_{SUB} = \phi_W/2)$	1, 2
Watch mode current dissipation	$I_{WATCH}$	$V_{CC}$	—	—	6	$\mu\text{A}$	$V_{CC} = 2.7 \text{ V}$ 32-kHz crystal oscillator	1, 2
Standby mode current dissipation	$I_{STBY}$	$V_{CC}$	—	—	5	$\mu\text{A}$	32-kHz crystal oscillator not used	1, 2
RAM data retaining voltage	$V_{RAM}$	$V_{CC}$	2	—	—	V		1, 2

Notes: 1. Pin states during current measurement are given below.

2. Excludes current in pull-up MOS transistors and output buffers.

Mode	RES Pin	Internal State	Other Pins	Oscillator Pins
Active (high-speed) mode	$V_{CC}$	Operates	$V_{CC}$	System clock oscillator: ceramic or crystal:
Active (medium-speed) mode		Operates ( $\phi_{OSC}/128$ )		Subclock oscillator: Pin $X_1 = V_{CC}$
Sleep (high-speed) mode	$V_{CC}$	Only timers operate	$V_{CC}$	
Sleep (medium-speed) mode		Only timers operate ( $\phi_{OSC}/128$ )		
Subactive mode	$V_{CC}$	Operates	$V_{CC}$	System clock oscillator:
Subsleep mode	$V_{CC}$	Only timers operate, CPU stops	$V_{CC}$	ceramic or crystal Subclock oscillator:
Watch mode	$V_{CC}$	Only time base operates, CPU stops	$V_{CC}$	crystal
Standby mode	$V_{CC}$	CPU and timers both stop	$V_{CC}$	System clock oscillator: ceramic or crystal Subclock oscillator: Pin $X_1 = V_{CC}$

**Table 13-2 DC Characteristics (cont)**

$V_{cc} = 4.0$  V to 5.5 V,  $V_{ss} = 0.0$  V,  $T_a = -20^\circ\text{C}$  to  $+75^\circ\text{C}$ , unless otherwise indicated.

Item		Values				
		Symbol	Min	Typ	Max	Unit
Allowable output low current (per pin)	Output pins except port 6	$I_{OL}$	—	—	2	mA
	Port 6		—	—	10	
Allowable output low current (total)	Output pins except port 6	$\Sigma I_{OL}$	—	—	40	mA
	Port 6		—	—	80	
Allowable output high current (per pin)	All output pins	$-I_{OH}$	—	—	2	mA
Allowable output high current (total)	All output pins	$\Sigma (-I_{OH})$	—	—	30	mA

### 13.2.3 AC Characteristics

Table 13-3 lists the control signal timing, and tables 13-4 and 13-5 list the serial interface timing of the HD6473644.

**Table 13-3 Control Signal Timing**

$V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$ ,  $V_{SS} = 0.0 \text{ V}$ ,  $T_a = -20^\circ\text{C} \text{ to } +75^\circ\text{C}$ , unless otherwise specified.

Item	Symbol	Applicable Pins	Values				Test Condition	Reference Figure
			Min	Typ	Max	Unit		
System clock oscillation frequency	$f_{osc}$	$OSC_1, OSC_2$	2	—	10	MHz	$V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$	1
			2	—	5	ns		
OSC clock ( $\phi_{osc}$ ) cycle time	$t_{osc}$	$OSC_1, OSC_2$	100	—	1000	ns	$V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$	Figure 13-1
			200	—	1000	ns		
System clock ( $\phi$ )cycle time	$t_{cyc}$		2	—	128	$t_{osc}$	$V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$	1
			—	—	25.5	$\mu\text{s}$		
Subclock oscillation frequency	$f_w$	$X_1, X_2$	—	32.768	—	kHz	$V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$	
Watch clock ( $\phi_w$ ) cycle time	$t_w$	$X_1, X_2$	—	30.5	—	$\mu\text{s}$	$V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$	
Subclock ( $\phi_{SUB}$ ) cycle time	$t_{subcyc}$		2	—	8	$t_w$	$V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$	2
Instruction cycle time			2	—	—	$t_{cyc}$ $t_{subcyc}$	$V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$	
Oscillation stabilization time (crystal oscillator)	$t_{rc}$	$OSC_1, OSC_2$	—	—	40	ms	$V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$	Figure 13-1
Oscillation stabilization time (ceramic oscillator)	$t_{rc}$	$OSC_1, OSC_2$	—	—	20	ms		
Oscillation stabilization time	$t_{rc}$	$X_1, X_2$	—	—	2	s	$V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$	
External clock high width	$t_{CPH}$	$OSC_1$	40	—	—	ns	$V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$	Figure 13-1
			80	—	—	ns		
External clock low width	$t_{CPL}$	$OSC_1$	40	—	—	ns	$V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$	Figure 13-1
			80	—	—	ns		
External clock rise time	$t_{CP_r}$		—	—	15	ns	$V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$	
External clock fall time	$t_{CP_f}$		—	—	20	ns	$V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$	
Pin RES low width	$t_{REL}$	RES	10	—	—	$t_{osc}$	$V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$	Figure 13-2

Notes: 1. A frequency between 1 MHz to 10 MHz is required when an external clock is input  
2. Selected with SA1 and SA0 of system clock control register 2 (SYSCR2).

**Table 13-3 Control Signal Timing (cont)** $V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$ ,  $V_{SS} = 0.0 \text{ V}$ ,  $T_a = -20^\circ\text{C}$  to  $+75^\circ\text{C}$ , unless otherwise specified.

Item	Symbol	Applicable Pins	Values					Reference Figure
			Min	Typ	Max	Unit	Test Condition	
Input pin high width	$t_{IH}$	$\overline{IRQ_0}$ to $\overline{IRQ_3}$ , $\overline{INT_0}$ to $\overline{INT_7}$ , $\overline{ADTRG}$ , TMIB, TMCIV, TMRIV, FTCI, FTIA, FTIB, FTIC, FTID, TRGV	2	—	—	$t_{cyc}$	$t_{subcyc}$	Figure 13-3
Input pin low width	$t_{IL}$	$\overline{IRQ_0}$ to $\overline{IRQ_3}$ , $\overline{INT_0}$ to $\overline{INT_7}$ , $\overline{ADTRG}$ , TMIB, TMCIV, TMRIV, FTCI, FTIA, FTIB, FTIC, FTID, TRGV	2	—	—	$t_{cyc}$	$V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$	Figure 13-3

**Table 13-4 Serial Interface (SCI1) Timing** $V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$ ,  $V_{SS} = 0.0 \text{ V}$ ,  $T_a = -20^\circ\text{C} \text{ to } +75^\circ\text{C}$ , unless otherwise specified.

Item	Symbol	Pins	Values					Figure
			Applicable	Min	Typ	Max	Unit	
Input serial clock cycle time	$t_{scyc}$	SCK <sub>1,1</sub>		2	—	—	$t_{scyc}$	$V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$
Input serial clock high width	$t_{SCKH}$	SCK <sub>1,1</sub>		0.4	—	—	$t_{scyc}$	$V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$
Input serial clock low width	$t_{SCKL}$	SCK <sub>1,1</sub>		0.4	—	—	$t_{scyc}$	$V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$
Input serial clock rise time	$t_{SCKr}$	SCK <sub>1,1</sub>		—	—	60	ns	
				—	—	80		$V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$
Input serial clock fall time	$t_{SCKf}$	SCK <sub>1,1</sub>		—	—	60	ns	
				—	—	80		$V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$
Serial output data delay time	$t_{SOO}$	SO <sub>1,1</sub>		—	—	200	ns	
				—	—	350		$V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$
Serial input data setup time	$t_{SIS}$	SI <sub>1,1</sub>		180	—	—	ns	
				360	—	—		$V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$
Serial input data hold time	$t_{SIH}$	SI <sub>1,1</sub>		180	—	—	ns	
				360	—	—		$V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$

**Table 13-5 Serial Interface (SCI3) Timing**

$V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$ ,  $AV_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$ ,  $V_{SS} = 0.0 \text{ V}$ ,  $T_a = -20^\circ\text{C} \text{ to } +75^\circ\text{C}$ , unless otherwise specified.

Item	Symbol	Values					Test Conditions	Reference Figure
		Min	Typ	Max	Unit			
Input clock cycle	Asynchronous $t_{scyc}$	4	—	—	$t_{cyc}$		$V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$	Figure 13-5
	Synchronous	6	—	—				
Input clock pulse width	$t_{SCKW}$	0.4	—	0.6	$t_{scyc}$			Figure 13-5
Transmit data delay time(synchronous)	$t_{TXD}$	—	—	1	$t_{cyc}$	$V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$		Figure 13-6
Receive data setup time(synchronous)	$t_{RXS}$	200.0	—	1	ns	$V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$		Figure 13-6
		400.0	—	—				
Receive data hold time (synchronous)	$t_{RXH}$	200.0	—	—	ns	$V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$		Figure 13-6
		400.0	—	—				

### 13.2.4 DC Characteristics

Table 13-6 lists the DC characteristics of the HD6433644, the HD6433643, the HD6433642, the HD6433641 and the HD6433640.

**Table 13-6 DC Characteristics**

$V_{cc} = 4.0 \text{ V to } 5.5 \text{ V}$ ,  $V_{ss} = 0.0 \text{ V}$ ,  $T_a = -20^\circ\text{C} \text{ to } +75^\circ\text{C}$  unless otherwise indicated.

Item	Symbol	Applicable Pins	Values			Unit	Test Condition	Notes
			Min	Typ	Max			
Input high voltage	$V_{ih}$	RES, $\overline{INT_0}$ to $\overline{INT_7}$ , $\overline{IRQ_0}$ to $\overline{IRQ_3}$ , ADTRG, TMIB,	0.8 $V_{cc}$	—	$V_{cc} + 0.3$	V		
		TMRIV, TMCIV, FTCI, FTIA, FTIB, FTIC, FTID, SCK <sub>1</sub> , SCK <sub>3</sub> , TRGV	0.9 $V_{cc}$	—	$V_{cc} + 0.3$		$V_{cc} = 2.5 \text{ V to } 5.5 \text{ V}$ including subactive mode	
		SI <sub>1</sub> , RXD P1 <sub>0</sub> , P1 <sub>4</sub> to P1 <sub>7</sub> , P2 <sub>0</sub> to P2 <sub>2</sub> , P3 <sub>0</sub> to P3 <sub>2</sub> ,	0.7 $V_{cc}$	—	$V_{cc} + 0.3$	V		
		P5 <sub>0</sub> to P5 <sub>7</sub> , P6 <sub>0</sub> to P6 <sub>7</sub> , P7 <sub>3</sub> to P7 <sub>7</sub> , P8 <sub>0</sub> to P8 <sub>7</sub> , P9 <sub>0</sub> to P9 <sub>4</sub>	0.8 $V_{cc}$	—	$V_{cc} + 0.3$		$V_{cc} = 2.5 \text{ V to } 5.5 \text{ V}$ including subactive mode	
		PB <sub>0</sub> to PB <sub>7</sub> , OSC <sub>1</sub>	0.7 $V_{cc}$	—	$AV_{cc} + 0.3$			
			0.8 $V_{cc}$	—	$AV_{cc} + 0.3$		$V_{cc} = 2.5 \text{ V to } 5.5 \text{ V}$ including subactive mode	
			$V_{cc} - 0.5$	—	$V_{cc} + 0.3$	V		
			$V_{cc} - 0.3$	—	$V_{cc} + 0.3$		$V_{cc} = 2.5 \text{ V to } 5.5 \text{ V}$ including subactive mode	

Note: Connect the TEST pin to  $V_{ss}$ .

**Table 13-6 DC Characteristics (cont)** $V_{cc} = 4.0 \text{ V to } 5.5 \text{ V}$ ,  $V_{ss} = 0.0 \text{ V}$ ,  $T_a = -20^\circ\text{C}$  to  $+75^\circ\text{C}$  unless otherwise indicated.

Item	Symbol	Applicable Pins	Values				Test Condition	Notes
			Min	Typ	Max	Unit		
Input low voltage,	$V_{IL}$	$\overline{RES},$ , $\overline{INT}_0$ to $\overline{INT}_7$ , $\overline{IRQ}_0$ to $\overline{IRQ}_3$ , $\overline{ADTRG},$ TMIB,	-0.3	—	0.2	$V_{cc}$	V	
		TMRIV, TMCIV, FTCI, FTIA, FTIB, FTIC, FTID, SCK <sub>1</sub> , SCK <sub>3</sub> , TRGV	-0.3	—	0.1	$V_{cc}$		$V_{cc} = 2.5 \text{ V to } 5.5 \text{ V}$ including subactive mode
		SI <sub>1</sub> , RXD, P1 <sub>0</sub> , P1 <sub>4</sub> to P1 <sub>7</sub> , P2 <sub>0</sub> to P2 <sub>2</sub> , P3 <sub>0</sub> to P3 <sub>2</sub> , P5 <sub>0</sub> to P5 <sub>7</sub> ,	-0.3	—	0.3	$V_{cc}$	V	
		P6 <sub>0</sub> to P6 <sub>7</sub> , P7 <sub>3</sub> to P7 <sub>7</sub> , P8 <sub>0</sub> to P8 <sub>7</sub> , P9 <sub>0</sub> to P9 <sub>4</sub> , PB <sub>0</sub> to PB <sub>7</sub>	-0.3	—	0.2	$V_{cc}$	V	$V_{cc} = 2.5 \text{ V to } 5.5 \text{ V}$ including subactive mode
	OSC <sub>1</sub>		-0.3	—	0.5	V		
			-0.3	—	0.3			$V_{cc} = 2.5 \text{ V to } 5.5 \text{ V}$ including subactive mode

Note: Connect the TEST pin to  $V_{ss}$ .

**Table 13-6 DC Characteristics (cont)** $V_{cc} = 4.0 \text{ V to } 5.5 \text{ V}$ ,  $V_{ss} = 0.0 \text{ V}$ ,  $T_a = -20^\circ\text{C} \text{ to } +75^\circ\text{C}$  unless otherwise indicated.

Item	Symbol	Applicable Pins	Values				Test Condition	Notes
			Min	Typ	Max	Unit		
Output high voltage	$V_{OH}$	P1 <sub>0</sub> , P1 <sub>4</sub> to P1 <sub>7</sub> ,	$V_{cc} - 1.0$	—	—	V	$-I_{OH} = 1.0 \text{ mA}$	
		P2 <sub>0</sub> to P2 <sub>2</sub> ,	$\overline{V_{cc} - 1.0}$	—	—		$\overline{-I_{OH} = 1.5 \text{ mA}}$	
		P3 <sub>0</sub> to P3 <sub>2</sub> ,	$\overline{V_{cc} - 0.5}$	—	—		$\overline{V_{cc} = 2.5 \text{ V to } 5.5 \text{ V}}$	
		P5 <sub>0</sub> to P5 <sub>7</sub> ,					$\overline{-I_{OH} = 0.1 \text{ mA}}$	
Output low voltage	$V_{OL}$	P1 <sub>0</sub> , P1 <sub>4</sub> to P1 <sub>7</sub> ,	—	—	0.6	V	$I_{OL} = 1.6 \text{ mA}$	
		P2 <sub>0</sub> to P2 <sub>2</sub> ,						
		P3 <sub>0</sub> to P3 <sub>2</sub> ,						
		P5 <sub>0</sub> to P5 <sub>7</sub> ,						
Input/ output leakage current	$ I_L $	P7 <sub>3</sub> to P7 <sub>7</sub> ,	—	—	0.4		$\overline{V_{cc} = 2.5 \text{ V to } 5.5 \text{ V}}$	
		P8 <sub>0</sub> to P8 <sub>7</sub> ,					$I_{OL} = 0.4 \text{ mA}$	
		P9 <sub>0</sub> to P9 <sub>4</sub>						
		P6 <sub>0</sub> to P6 <sub>4</sub>	—	—	1.0	V	$I_{OL} = 10.0 \text{ mA}$	
			—	—	0.4		$I_{OL} = 1.6 \text{ mA}$	
			—	—	0.4		$\overline{V_{cc} = 2.5 \text{ V to } 5.5 \text{ V}}$	
			—	—	0.4		$I_{OL} = 0.4 \text{ mA}$	
		PB <sub>0</sub> to PB <sub>7</sub>	—	—	1.0		$V_{IN} = 0.5 \text{ V to } AV_{cc} - 0.5 \text{ V}$	

**Table 13-6 DC Characteristics (cont)** $V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$ ,  $V_{SS} = 0.0 \text{ V}$ ,  $T_a = -20^\circ\text{C}$  to  $+75^\circ\text{C}$  unless otherwise indicated.

Item	Symbol	Applicable Pins	Values				Test Condition	Notes
			Min	Typ	Max	Unit		
Input leakage current	$ I_{IL} $	$\overline{RES}$ , $\overline{IRQ_0}$	—	—	1	$\mu\text{A}$	$V_{IN} = 0.5 \text{ V to } (V_{CC} - 0.5 \text{ V})$	
Pull-up MOS current	$-I_p$	$P1_0$ , $P1_4$ to $P1_7$ , $P3_0$ to $P3_2$ $P50$ to $P57$	50	—	300	$\mu\text{A}$	$V_{CC} = 5 \text{ V}$ , $V_{IN} = 0 \text{ V}$	
Input capacitance	$C_{IN}$	All input pins except $\overline{RES}$ ,	—	—	15.0	$\text{pF}$	$f = 1 \text{ MHz}$ , $V_{IN} = 0 \text{ V}$	
		$\overline{RES}$	—	—	15.0		$T_a = 25^\circ\text{C}$	
		$\overline{IRQ_0}$	—	—	15.0			
Active mode current dissipation	$I_{OPE1}$	$V_{CC}$	—	10	15	$\text{mA}$	Active (high-speed) mode $V_{CC} = 5 \text{ V}$ , $f_{osc} = 10 \text{ MHz}$	1, 2
			—	5	—		$V_{CC} = 2.5 \text{ V}$ , $f_{osc} = 10 \text{ MHz}$	
			—	2	3	$\text{mA}$	Active (medium-speed) mode $V_{CC} = 5 \text{ V}$ , $f_{osc} = 10 \text{ MHz}$	1, 2
Sleep mode current dissipation	$I_{SLEEP1}$	$V_{CC}$	—	5	7	$\text{mA}$	Sleep (high-speed) mode $V_{CC} = 5 \text{ V}$ , $f_{osc} = 10 \text{ MHz}$	1, 2
			—	2	—		$V_{CC} = 2.5 \text{ V}$ $f_{osc} = 10 \text{ MHz}$	
			—	2	3	$\text{mA}$	Sleep (medium-speed) mode $V_{CC} = 5 \text{ V}$ , $f_{osc} = 10 \text{ MHz}$	1, 2
Subactive mode current dissipation	$I_{SUB}$	$V_{CC}$	—	10	20	$\mu\text{A}$	$V_{CC} = 2.5 \text{ V}$ 32-kHz crystal oscillator $(\phi_{SUB} = \phi_w/2)$	1, 2
			—	10	—	$\mu\text{A}$	$V_{CC} = 2.5 \text{ V}$ 32-kHz crystal oscillator $(\phi_{SUB} = \phi_w/8)$	Reference value
			—	10	—			

**Table 13-6 DC Characteristics (cont)** $V_{cc} = 4.0 \text{ V to } 5.5 \text{ V}, V_{ss} = 0.0 \text{ V}, T_a = -20^\circ\text{C to } +75^\circ\text{C}$  unless otherwise indicated.

Item	Symbol	Applicable Pins	Values				Test Condition	Notes
			Min	Typ	Max	Unit		
Subsleep mode current dissipation	$I_{SUBSP}$	$V_{cc}$	—	5	10	$\mu\text{A}$	$V_{cc} = 2.5 \text{ V}$ 32-kHz crystal oscillator $(\phi_{SUB} = \phi_W/2)$	1, 2
Watch mode current dissipation	$I_{WATCH}$	$V_{cc}$	—	—	6	$\mu\text{A}$	$V_{cc} = 2.5 \text{ V}$ 32-kHz crystal oscillator	1, 2
Standby mode current dissipation	$I_{STBY}$	$V_{cc}$	—	—	5	$\mu\text{A}$	32-kHz crystal oscillator not used	1, 2
RAM data retaining voltage	$V_{RAM}$	$V_{cc}$	2	—	—	V		1, 2

Notes: 1. Pin states during current measurement are given below.

2. Excludes current in pull-up MOS transistors and output buffers.

Mode	$\bar{RES}$ Pin	Internal State	Other Pins	Oscillator Pins
Active (high-speed) mode	$V_{cc}$	Operates	$V_{cc}$	System clock oscillator: ceramic or crystal
Active (medium-speed) mode		Operates ( $\phi_{OSC}/128$ )		Subclock oscillator: Pin $X_1 = V_{cc}$
Sleep (high-speed) mode	$V_{cc}$	Only timers operate	$V_{cc}$	
Sleep (medium-speed) mode		Only timers operate ( $\phi_{OSC}/128$ )		
Subactive mode	$V_{cc}$	Operates	$V_{cc}$	System clock oscillator:
Subsleep mode	$V_{cc}$	Only timers operate, CPU stops	$V_{cc}$	ceramic or crystal Subclock oscillator:
Watch mode	$V_{cc}$	Only time base operates, CPU stops	$V_{cc}$	crystal
Standby mode	$V_{cc}$	CPU and timers both stop	$V_{cc}$	System clock oscillator: ceramic or crystal Subclock oscillator: Pin $X_1 = V_{cc}$

**Table 13-6 DC Characteristics (cont)**

$V_{cc} = 4.0$  V to  $5.5$  V,  $V_{ss} = 0.0$  V,  $T_a = -20^\circ\text{C}$  to  $+75^\circ\text{C}$ , unless otherwise indicated.

Item		Values				Unit
		Symbol	Min	Typ	Max	
Allowable output low current (per pin)	Output pins except port 6	$I_{OL}$	—	—	2	mA
Port 6			—	—	10	
Allowable output low current (total)	Output pins except port 6	$\Sigma I_{OL}$	—	—	40	mA
Port 6			—	—	80	
Allowable output high current (per pin)	All output pins	$-I_{OH}$	—	—	2	mA
Allowable output high current (total)	All output pins	$\Sigma(-I_{OH})$	—	—	30	mA

### 13.2.5 AC Characteristics

Table 13-7 lists the control signal timing, and tables 13-8 and 13-9 list the serial interface timing of the HD6433644, the HD6433643, the HD6433642, the HD6433641 and the HD6433640.

**Table 13-7 Control Signal Timing**

$V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$ ,  $V_{SS} = 0.0 \text{ V}$ ,  $T_a = -20^\circ\text{C} \text{ to } +75^\circ\text{C}$ , unless otherwise specified.

Item	Symbol	Applicable Pins	Values				Test Condition	Reference Figure
			Min	Typ	Max	Unit		
System clock oscillation frequency	$f_{osc}$	$OSC_1, OSC_2$	2	—	10	MHz	$V_{CC} = 2.5 \text{ V to } 5.5 \text{ V}$	*1
			2	—	5	ns		
OSC clock ( $\phi_{osc}$ ) cycle time	$t_{osc}$	$OSC_1, OSC_2$	100	—	1000	ns	$V_{CC} = 2.5 \text{ V to } 5.5 \text{ V}$	Figure 13-1
			200	—	1000	ns		
System clock ( $\phi$ )cycle time	$t_{cyc}$		2	—	128	$t_{osc}$	$V_{CC} = 2.5 \text{ V to } 5.5 \text{ V}$	*1
			—	—	25.5	$\mu\text{s}$		
Subclock oscillation frequency	$f_w$	$X_1, X_2$	—	32.768	—	kHz	$V_{CC} = 2.5 \text{ V to } 5.5 \text{ V}$	
Watch clock ( $\phi_w$ ) cycle time	$t_w$	$X_1, X_2$	—	30.5	—	$\mu\text{s}$	$V_{CC} = 2.5 \text{ V to } 5.5 \text{ V}$	
Subclock ( $\phi_{SUB}$ ) cycle time	$t_{subosc}$		2	—	8	$t_w$	$V_{CC} = 2.5 \text{ V to } 5.5 \text{ V}$	2
Instruction cycle time			2	—	—	$t_{cyc}$	$V_{CC} = 2.5 \text{ V to } 5.5 \text{ V}$	
Oscillation stabilization time(crystal oscillator)	$t_{rc}$	$OSC_1, OSC_2$	—	—	40	ms	$V_{CC} = 2.5 \text{ V to } 5.5 \text{ V}$	Figure 13-1
			—	—	60	ms		
Oscillation stabilization time(ceramic oscillator)	$t_{rc}$	$OSC_1, OSC_2$	—	—	20	ms	$V_{CC} = 2.5 \text{ V to } 5.5 \text{ V}$	Figure 13-1
			—	—	40	ms		
Oscillation stabilization time	$t_{rc}$	$X_1, X_2$	—	—	2	s	$V_{CC} = 2.5 \text{ V to } 5.5 \text{ V}$	
External clock high width	$t_{CPH}$	$OSC_1$	40	—	—	ns	$V_{CC} = 2.5 \text{ V to } 5.5 \text{ V}$	Figure 13-1
			80	—	—	ns		
External clock low width	$t_{CPL}$	$OSC_1$	40	—	—	ns	$V_{CC} = 2.5 \text{ V to } 5.5 \text{ V}$	Figure 13-1
			80	—	—	ns		
External clock rise time	$t_{CPR}$		—	—	15	ns	$V_{CC} = 2.5 \text{ V to } 5.5 \text{ V}$	Figure 13-1
			—	—	20	ns		
External clock fall time	$t_{CPF}$		—	—	15	ns	$V_{CC} = 2.5 \text{ V to } 5.5 \text{ V}$	Figure 13-1
			—	—	20	ns		
Pin RES low width	$t_{REL}$	RES	10	—	—	$t_{osc}$	$V_{CC} = 2.5 \text{ V to } 5.5 \text{ V}$	Figure 13-2

Notes: 1. A frequency between 1 MHz to 10 MHz is required when an external clock is input.

2. Selected with SA1 and SA0 of system clock control register 2 (SYSCR2).

**Table 13-7 Control Signal Timing (cont)**

$V_{CC} = 4.0$  V to  $5.5$  V,  $V_{SS} = 0.0$  V,  $T_a = -20^\circ\text{C}$  to  $+75^\circ\text{C}$ , unless otherwise specified.

Item	Symbol	Applicable Pins	Values					Test Condition	Figure
			Min	Typ	Max	Unit			
Input pin high width	$t_{IH}$	$\overline{IRQ_0}$ to $\overline{IRQ_3}$ , $\overline{INT_0}$ to $\overline{INT_7}$ , ADTRG, TMIB, TMCIV, TMRIV, FTCI, FTIA, FTIB, FTIC, FTID, TRGV	2	—	—	$t_{cyc}$	$V_{CC} = 2.5$ V to $5.5$ V	Figure 13-3	
Input pin low width	$t_{IL}$	$\overline{IRQ_0}$ to $\overline{IRQ_3}$ , $\overline{INT_0}$ to $\overline{INT_7}$ , ADTRG, TMIB, TMCIV, TMRIV, FTCI, FTIA, FTIB, FTIC, FTID, TRGV	2	—	—	$t_{cyc}$	$V_{CC} = 2.5$ V to $5.5$ V	Figure 13-3	

**Table 13-8 Serial Interface (SCI1) Timing** $V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$ ,  $V_{SS} = 0.0 \text{ V}$ ,  $T_a = -20^\circ\text{C} \text{ to } +75^\circ\text{C}$ , unless otherwise specified.

Item	Symbol	Pins	Values					Figure
			Applicable	Min	Typ	Max	Unit	
Input serial clock cycle time	$t_{scyc}$	SCK <sub>11</sub>		2	—	—	$t_{cyc}$	$V_{CC} = 2.5 \text{ V to } 5.5 \text{ V}$
Input serial clock high width	$t_{SCKH}$	SCK <sub>11</sub>		0.4	—	—	$t_{cyc}$	$V_{CC} = 2.5 \text{ V to } 5.5 \text{ V}$
Input serial clock low width	$t_{SCKL}$	SCK <sub>11</sub>		0.4	—	—	$t_{cyc}$	$V_{CC} = 2.5 \text{ V to } 5.5 \text{ V}$
Input serial clock rise time	$t_{SCKr}$	SCK <sub>11</sub>		—	—	60	ns	
				—	—	80		$V_{CC} = 2.5 \text{ V to } 5.5 \text{ V}$
Input serial clock fall time	$t_{SCKf}$	SCK <sub>11</sub>		—	—	60	ns	
				—	—	80		$V_{CC} = 2.5 \text{ V to } 5.5 \text{ V}$
Serial output data delay time	$t_{SOD}$	SO <sub>11</sub>		—	—	200	ns	
				—	—	350		$V_{CC} = 2.5 \text{ V to } 5.5 \text{ V}$
Serial input data setup time	$t_{SIS}$	SI <sub>11</sub>		180	—	—	ns	
				360	—	—		$V_{CC} = 2.5 \text{ V to } 5.5 \text{ V}$
Serial input data hold time	$t_{SIH}$	SI <sub>11</sub>		180	—	—	ns	
				360	—	—		$V_{CC} = 2.5 \text{ V to } 5.5 \text{ V}$

**Table 13-9 Serial Interface (SCI3) Timing**

$V_{cc} = 2.7 \text{ V to } 5.5 \text{ V}$ ,  $AV_{cc} = 2.5 \text{ V to } 5.5 \text{ V}$ ,  $V_{ss} = 0.0 \text{ V}$ ,  $T_a = -20^\circ\text{C} \text{ to } +75^\circ\text{C}$ , unless otherwise specified.

Item	Symbol	Values					Test Conditions	Reference Figure
		Min	Typ	Max	Unit			
Input clock cycle	Asynchronous $t_{scyc}$	4	—	—	$t_{cyc}$		$V_{cc} = 4.0 \text{ V to } 5.5 \text{ V}$	Figure 13-5
	Synchronous	6	—	—				
Input clock pulse width	$t_{SCKW}$	0.4	—	0.6	$t_{cyc}$			Figure 13-5
Transmit data delay time (synchronous)	$t_{TXD}$	—	—	1	$t_{cyc}$		$V_{cc} = 4.0 \text{ V to } 5.5 \text{ V}$	Figure 13-6
		—	—	1				
Receive data setup time (synchronous)	$t_{RXS}$	200.0	—	1	ns		$V_{cc} = 4.0 \text{ V to } 5.5 \text{ V}$	Figure 13-6
		400.0	—	—				
Receive data hold time (synchronous)	$t_{RXH}$	200.0	—	—	ns		$V_{cc} = 4.0 \text{ V to } 5.5 \text{ V}$	Figure 13-6
		400.0	—	—				

### 13.2.6 A/D Converter Characteristics

Table 13-10 shows the A/D converter characteristics of the HD6473644, the HD6433644, the HD6433643, the HD6433642, the HD6433641 and the HD6433640.

**Table 13-10 A/D Converter Characteristics**

$V_{cc} = 2.7 \text{ V to } 5.5 \text{ V}$ ,  $V_{ss} = AV_{ss} = 0.0 \text{ V}$ ,  $T_a = -20^\circ\text{C} \text{ to } +75^\circ\text{C}$ , unless otherwise specified.

Item	Symbol	Applicable Pins	Values			Test Unit	Condition	Reference Figure
			Min	Typ	Max			
Analog power supply voltage	$AV_{cc}$	$AV_{cc}$	2.7	—	5.5	V		*1
Analog input voltage	$AV_{in}$	$AN_0$ to $AN_7$	$AV_{ss} - 0.3$	—	$AV_{cc} + 0.3$ V			
Analog power supply current	$AI_{OPE}$	$AV_{cc}$	—	—	1.5	mA	$AV_{cc} = 5$ V	
	$AI_{STOP1}$	$AV_{cc}$	—	150	—	$\mu A$		*2 Reference value
	$AI_{STOP2}$	$AV_{cc}$	—	—	5	$\mu A$		*3
Analog input capacitance	$C_{AIN}$	$AN_0$ to $AN_7$	—	—	30	pF		
Allowable signal source impedance	$R_{AIN}$		—	—	5.0	k $\Omega$		
Resolution			—	—	8	bit		
Nonlinearity error			—	—	$\pm 2.0$	LSB		
Quantization error			—	—	$\pm 0.5$	LSB		
Absolute accuracy			—	—	$\pm 2.5$	LSB		
			—	—	—	LSB		
Conversion time			12.4	—	124	$\mu s$		

Notes:

- Set  $AV_{cc} = V_{cc}$  when the A/D converter is not used.

2.  $AI_{STOP1}$  is the current in active and sleep modes while the A/D converter is idle.

3.  $AI_{STOP2}$  is the current at reset and in standby, watch, subactive, and subsleep modes while the A/D converter is idle.

### 13.3 Operation Timing

Figures 13-1 to 13-9 show timing diagrams.




Figure 13-1 System Clock Input Timing




Figure 13-2  $\overline{RES}$  Low Width




Figure 13-3 Input Timing






Figure 13-4 Serial Interface 1 Input/Output Timing



**Figure 13-5 SCK<sub>3</sub> Input Clock Timing**



**Figure 13-6 Serial Interface 3 Synchronous Mode**

### 13.4 Output Load Circuit




Figure 13-7 Output Load Condition