

Section 17. Electrical Specifications

17.1 Absolute Maximum Ratings

Table 17-1 lists the absolute maximum ratings.

Table 17-1. Absolute Maximum Ratings

Item	Symbol	Rating	Unit
Supply voltage	V _{CC}	-0.3 to +7.0	V
Programming voltage	V _{PP}	-0.3 to +13.5	V
Input voltage			
Ports 1 – 6, 8, 9	V _{in}	-0.3 to V _{CC} + 0.3	V
Port 7	V _{in}	-0.3 to AV _{CC} + 0.3	V
Analog supply voltage	AV _{CC}	-0.3 to +7.0	V
Analog input voltage	V _{AN}	-0.3 to AV _{CC} + 0.3	V
Operating temperature	T _{opr}	Regular specifications: -20 to +75 Wide-range specifications: -40 to +85	°C
Storage temperature	T _{stg}	-55 to +125	°C

Note: The input pins have protection circuits that guard against high static voltages and electric fields, but these high input-impedance circuits should never receive overvoltages exceeding the absolute maximum ratings shown in table 17-1.

17.2 Electrical Characteristics

17.2.1 DC Characteristics

Table 17-2 lists the DC characteristics of the H8/330.

HITACHI

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

Table 17-2. DC CharacteristicsConditions: V_{CC} = 5.0V ±10%*, AV_{CC} = 5.0V ±10%, V_{SS} = AV_{SS} = 0V,

Ta = -20 to 75°C (regular specifications), Ta = -40 to 85°C (wide-range specifications)

Item	Symbol	min	typ	max	Unit	Measurement
						conditions
Schmitt trigger input voltage (1)	P67 – P62, P60, P86 – P80, P97, P94 – P90	V _T ⁻	1.0	–	–	V
		V _T ⁺	–	–	3.5	V
		V _T ⁺ – V _T ⁻	0.4	–	–	V
Input High voltage (2)	RES, STBY, MD1, MD0	V _{IH}	V _{CC} – 0.7	–	V _{CC} + 0.3	V
	EXTAL, NMI		V _{CC} × 0.7	–	V _{CC} + 0.3	V
	P77 – P70		2.2	–	AV _{CC} + 0.3	V
Input High voltage	Input pins other than (1) and (2)	V _{IH}	2.2	–	V _{CC} + 0.3	V
Input Low voltage (3)	RES, STBY MD1, MD0	V _{IL}	-0.3	–	0.5	V
Input Low voltage	Input pins other than (1) and (3)	V _{IL}	-0.3	–	0.8	V
Output High voltage	All output pins	V _{OH}	V _{CC} – 0.5	–	–	V
			3.5	–	–	V
Output Low voltage	All output pins Ports 1 and 2	V _{OL}	–	–	0.4	V
			–	–	1.0	V
Input leakage current	RES	I _{linl}	–	–	10.0	µA
	STBY, NMI, MD1, MD0		–	–	1.0	µA
	P77 – P70		–	–	1.0	µA
Leakage current in 3-state (off state)	Ports 1, 2, 3 4, 5, 6, 8, 9	I _{ITSIL}	–	–	1.0	µA
Input pull-up MOS current	Ports 1, 2, 3 4, 5, 6, 8, 9	-I _p	30	–	250	µA

* Connect AV_{CC} to the power supply (+5V) even when the A/D converter is not used.**HITACHI**

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

Table 17-2. DC Characteristics (cont.)

Conditions: $V_{CC} = AV_{CC} = 5.0V \pm 10\%$, $V_{SS} = AV_{SS} = 0V$, $T_a = -20$ to $75^{\circ}C$ (regular specifications)
 $T_a = -40$ to $85^{\circ}C$ (wide-range specifications)

Item	Symbol	min	typ	max	Unit	Measurement conditions
Input capacitance	<u>RES (VPP)</u>	C_{in}	—	—	60	pF
	<u>NMI</u>		—	—	30	pF
	All input pins except RES and NMI		—	—	15	pF
						$f = 1MHz$
						$T_a = 25^{\circ}C$
Current dissipation* ¹	Normal operation	I_{CC}	—	12	25	mA
			—	16	30	mA
			—	20	40	mA
	Sleep mode		—	8	15	mA
			—	10	20	mA
			—	12	25	mA
	Standby modes* ²		—	0.01	5.0	μA
Analog supply current	During A/D conversion	A_{ICC}	—	0.6	1.5	mA
	Waiting		—	0.01	5.0	μA
RAM standby voltage		V_{RAM}	2.0	—	—	V

*1 Current dissipation values assume that $V_{IH\ min.} = V_{CC} - 0.5V$, $V_{IL\ max.} = 0.5V$, all output pins are in the no-load state, and all MOS input pull-ups are off.

*2 For these values it is assumed that $V_{RAM} \leq V_{CC} < 4.5V$ and $V_{IH\ min.} = V_{CC} \times 0.9$, $V_{IL\ max.} = 0.3V$.

HITACHI

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

Table 17-2. DC Characteristics (3V Version) (preliminary)Conditions: $V_{CC} = 3.0V \pm 10\%$, $AV_{CC} = 5.0V \pm 10\%^{*1}$, $V_{SS} = AV_{SS} = 0V$, $T_a = 0$ to $70^\circ C$

Item	Symbol	min	typ	max	Measurement	
					Unit	conditions
Schmitt trigger input voltage* ²	P67 – P62, P60, P86 – P80, P97, P94 – P90	V_{T^-}	$V_{CC} \times 0.15$	–	–	V
		V_{T^+}	–	–	$V_{CC} \times 0.7$	V
(1)		$V_{T^+} - V_{T^-}$	0.2	–	–	V
Input High voltage* ²	RES, STBY	V_{IH}	$V_{CC} \times 0.9$	–	$V_{CC} + 0.3$	V
(2)	MD ₁ , MD ₀					
	EXTAL, NMI					
	P77 – P70		2.0	–	$AV_{CC} + 0.3$	V
	Input pins other than (1) and (2) above		2.0	–	$V_{CC} + 0.3$	V
Input Low voltage* ²	RES, STBY	V_{IL}	–0.3	–	$V_{CC} \times 0.1$	V
(3)	MD ₁ , MD ₀					
	Input pins other than (1) and (3) above		–0.3	–	0.6	V
Output High voltage	All output pins	V_{OH}	2.4	–	–	V $I_{OH} = -500\mu A$
			$V_{CC} - 0.2$	–	–	V $I_{OH} = -20\mu A$
Output Low voltage	All output pins	V_{OL}	–	–	0.4	V $I_{OL} = 1.2mA$
	Ports 1 and 2		–	–	0.4	V $I_{OL} = 2.0mA$
Input leakage current	RES $I_{in} $		–	–	10.0	μA $V_{in} = 0.5$ to $AV_{CC} - 0.5V$
	STBY, NMI,		–	–	1.0	μA $V_{CC} - 0.5V$
	MD ₁ , MD ₀					
	P77 – P70		–	–	1.0	μA $V_{in} = 0.5$ to $AV_{CC} - 0.5V$
Leakage current in 3-state (off state)	Ports 1, 2, 3 4, 5, 6, 8, 9	$I_{TSI} $	–	–	1.0	μA $V_{in} = 0.5$ to $V_{CC} - 0.5V$
Input pull-up MOS current	Ports 1, 2, 3	– I_p	3	–	120	μA $V_{in} = 5.0V$

Notes: *1 Connect AV_{CC} to the power supply (+3V) even when the A/D converter is not used.*2 In the range $3.3V < V_{CC} < 4.5V$, for the input levels of V_{IH} and V_{T^+} , apply the higher of the values given for the 5V and 3V versions. For V_{IL} and V_{T^-} , apply the lower of the values given for the 5V and 3V versions.**HITACHI**

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

Table 17-2. DC Characteristics (3V Version) (preliminary) (cont.)Conditions: VCC = 3.0V ± 10%, AVCC = 5.0V ± 10%*¹, Vss = AVss = 0V,

Ta = 0 to 70°C

Item	Symbol	min	typ	max	Measurement	
					Unit conditions	
Input capacitance	<u>RES</u>	Cin	—	—	60	pF V _{in} = 0V
	<u>NMI</u>		—	—	30	pF f = 1MHz
	All input pins except <u>RES</u> and <u>NMI</u>		—	—	15	pF Ta = 25°C
Current dissipation* ¹	Normal operation	ICC	—	6	—	mA f = 3MHz
	Sleep mode		—	10	15	mA f = 5MHz, V _{CC} = 3.3 V
	Standby modes* ²		—	4	—	mA f = 3MHz
			—	6	10	mA f = 5MHz, V _{CC} = 3.3 V
			—	0.01	5.0	μA
Analog supply current	during A/D or D/A conversion	AI _{CC}	—	—	1.5	mA
	Waiting		—	0.01	5.0	μA
RAM backup voltage (in standby modes)		V _{RAM}	2.0	—	—	V

Notes: *1 Current dissipation values assume that V_{IH min} = V_{CC} - 0.5V, V_{IL max} = 0.5V, all output pins are in the no-load state, and all input pull-up transistors are off.

*2 For these values it is assumed that V_{RAM} ≤ V_{CC} < 2.7V and V_{IH min} = V_{CC} × 0.9, V_{IL max} = 0.3V.

Table 17-3. Allowable Output Current Sink Values

Conditions: VCC = AVCC = 5.0V ± 10%, Vss = AVss = 0V,

Ta = -20 to 75°C (regular specifications)

Ta = -40 to 85°C (wide-range specifications)

Item	Symbol	min	typ	max	Unit
Allowable output current sink (per pin)	Ports 1 and 2	I _{OL}	—	—	10 mA
	Other output pins		—	—	2.0 mA
Allowable output current sink (total)	Ports 1 and 2, total	ΣI _{OL}	—	—	80 mA
	All output pins		—	—	120 mA
Allowable output High current sink (per pin)	All output pins	— I _{OH}	—	—	2.0 mA
Allowable output High current sink (total)	Total of all output	Σ — I _{OH}	—	—	40 mA



HITACHI

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

Table 17-3. Allowable Output Current Sink Values (3V Version) (Preliminary)Conditions: V_{CC} = 3.0V ± 10%, AV_{CC} = 5.0V ± 10%, V_{SS} = AV_{SS} = 0V, Ta = - 0 to 75°C

Item	Symbol	min	typ	max	Unit
Allowable output Low current sink (per pin)	I _{OL}	—	—	10	mA
Allowable output Low current sink (total)	ΣI_{OL}	—	—	80	mA
Allowable output High current sink (per pin)	-I _{OH}	—	—	2	mA
Allowable output High current sink (total)	$\Sigma -I_{OH}$	—	—	40	mA

Note: To avoid degrading the reliability of the chip, be careful not to exceed the output current sink values in table 17-3. In particular, when driving a Darlington transistor pair or LED directly, be sure to insert a current-limiting resistor in the output path. See figures 17-1 and 17-2.

**Figure 17-1. Example of Circuit for Driving a Darlington Pair****Figure 17-2. Example of Circuit for Driving a LED****HITACHI**

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

17.2.2 AC Characteristics

The AC characteristics of the H8/330 chip are listed in three tables. Bus timing parameters are given in table 17-4, control signal timing parameters in table 17-5, and timing parameters of the on-chip supporting modules in table 17-6.

Table 17-4. Bus Timing

Condition A: $V_{CC} = 5.0V \pm 10\%$, $\emptyset = 0.5$ to $10MHz$, $V_{SS} = 0V$,

$T_a = -20$ to $75^{\circ}C$ (regular specifications),

$T_a = -40$ to $85^{\circ}C$ (wide-range specifications)

Condition B: $V_{CC} = 3.0V \pm 10\%$, $V_{SS} = 0V$, $\emptyset = 0.5MHz$ to maximum operating frequency,
 $T_a = 0$ to $75^{\circ}C$

Measurement	Measurement	Condition B		Condition A				min	max	Unit
		5MHz	6MHz	8MHz	10MHz					
Item	Symbol	conditions	min	max	min	max	min	max	ns	
Clock cycle time	t _{cyc}	Fig. 17-4	200	2000	166.7	2000	125	2000	100	2000 ns
Clock pulse width Low	t _{CL}	Fig. 17-4	70	—	65	—	45	—	35	— ns
Clock pulse width High	t _{CH}	Fig. 17-4	70	—	65	—	45	—	35	— ns
Clock rise time	t _{Cr}	Fig. 17-4	—	30	—	15	—	15	—	15 ns
Clock fall time	t _{Cf}	Fig. 17-4	—	30	—	15	—	15	—	15 ns
Address delay time	t _A D	Fig. 17-4	—	100	—	70	—	60	—	55 ns
Address hold time	t _{AH}	Fig. 17-4	30	—	30	—	25	—	20	— ns
Address strobe delay time	t _{ASD}	Fig. 17-4	—	90	—	70	—	60	—	50 ns
Write strobe delay time	t _{WS} D	Fig. 17-4	—	120	—	70	—	60	—	50 ns
Strobe delay time	t _S D	Fig. 17-4	—	90	—	70	—	60	—	50 ns
Write strobe pulse width	t _{WSW}	Fig. 17-4	200	—	200	—	150	—	120	— ns
Address setup time 1	t _{AS1}	Fig. 17-4	25	—	25	—	20	—	15	— ns
Address setup time 2	t _{AS2}	Fig. 17-4	105	—	105	—	80	—	65	— ns
Read data setup time	t _{RDS}	Fig. 17-4	80	—	70	—	55	—	50	— ns
Read data hold time	t _{RDH}	Fig. 17-4	10	—	0	—	0	—	0	— ns
Write data delay time	t _{WDD}	Fig. 17-4	—	140	—	70	—	60	—	60 ns
Read data access time	t _{ACC}	Fig. 17-4	—	300	—	270	—	190	—	160 ns
Write data setup time	t _{WDS}	Fig. 17-4	10	—	30	—	15	—	10	— ns
Write data hold time	t _{WDH}	Fig. 17-4	30	—	30	—	25	—	20	— ns
Wait setup time	t _{WTS}	Fig. 17-5	70	—	40	—	40	—	40	— ns
Wait hold time	t _{WTH}	Fig. 17-5	30	—	10	—	10	—	10	— ns
E clock delay time	t _{ED}	Fig. 17-6	—	20	—	20	—	20	—	20 ns
E clock rise time	t _{ER}	Fig. 17-6	—	15	—	15	—	15	—	15 ns
E clock fall time	t _{EF}	Fig. 17-6	—	15	—	15	—	15	—	15 ns
Read data hold time (for E clock)	t _{RDHE}	Fig. 17-6	0	—	0	—	0	—	0	— ns
Write data hold time (for E clock)	t _{WDHE}	Fig. 17-6	60	—	50	—	40	—	30	— ns

HITACHI

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

Table 17-5. Control Signal Timing

Condition A: $V_{CC} = 5.0V \pm 10\%$, $\phi = 0.5$ to $10MHz$, $V_{SS} = 0V$,
 $T_a = -20$ to $75^\circ C$ (regular specifications),
 $T_a = -40$ to $85^\circ C$ (wide-range specifications)

Condition B: $V_{CC} = 3.0V \pm 10\%$, $V_{SS} = 0V$, $\phi = 0.5MHz$ to maximum operating frequency,
 $T_a = 0$ to $75^\circ C$

Measurement	Measurement	Condition B				Condition A				Unit	
		5MHz		6MHz		8MHz		10MHz			
Item	Symbol	conditions	min	max	min	max	min	max	min	max	
RES setup time	tRESS	Fig. 17-7	300	—	200	—	200	—	200	—	ns
RES pulse width	tRESW	Fig. 17-7	10	—	10	—	10	—	10	—	t _{cyc}
Mode programming setup time	tMDS	Fig. 17-7	—	—	4	—	4	—	4	—	t _{cyc}
NMI setup time (NMI, $\overline{IRQ_0}$ to $\overline{IRQ_7}$)	tNMIS	Fig. 17-8	300	—	110	—	110	—	110	—	ns
NMI hold time (NMI, $\overline{IRQ_0}$ to $\overline{IRQ_7}$)	tNMH	Fig. 17-8	10	—	10	—	10	—	10	—	ns
Interrupt pulse width for recovery from soft- ware standby mode (NMI, $\overline{IRQ_0}$ to $\overline{IRQ_2}$)	tNMIW	Fig. 17-8	300	—	200	—	200	—	200	—	ns
Crystal oscillator settling time (reset)	tOSC1	Fig. 17-9	20	—	20	—	20	—	20	—	ms
Crystal oscillator settling time (software standby)	tOSC2	Fig. 17-10	10	—	10	—	10	—	10	—	ms

Table 17-6. Timing Conditions of On-Chip Supporting Modules

Condition A: $V_{CC} = 5.0V \pm 10\%$, $\phi = 0.5$ to $10MHz$, $V_{SS} = 0V$,
 $T_a = -20$ to $75^\circ C$ (regular specifications),
 $T_a = -40$ to $85^\circ C$ (wide-range specifications)

Condition B: $V_{CC} = 3.0V \pm 10\%$, $V_{SS} = 0V$, $\phi = 0.5MHz$ to maximum operating frequency,
 $T_a = -20$ to $75^\circ C$

Item	Symbol	Measurement	Condition B				Condition A				Unit	
			5MHz		6MHz		8MHz		10MHz			
Item	Symbol	conditions	min	max	min	max	min	max	min	max	Unit	
FRT	Timer output delay time	tFTOD	Fig. 17-11	—	200	—	100	—	100	—	ns	
	Timer input setup time	tFTIS	Fig. 17-11	100	—	50	—	50	—	50	—	ns
	Timer clock input setup time	tFTCS	Fig. 17-12	100	—	50	—	50	—	50	—	ns
	Timer clock pulse width	tFTCWH	Fig. 17-12	1.5	—	1.5	—	1.5	—	1.5	—	t _{cyc}

HITACHI

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

Table 17-6. Timing Conditions of On-Chip Supporting Modules (cont.)Condition A: $V_{CC} = 5.0V \pm 10\%$, $\phi = 0.5$ to 10MHz, $V_{SS} = 0V$,

Ta = -20 to 75°C (regular specifications),

Ta = -40 to 85°C (wide-range specifications)

Condition B: $V_{CC} = 3.0V \pm 10\%$, $V_{SS} = 0V$, $\phi = 0.5MHz$ to maximum operating frequency,

Ta = 0 to 75°C

Item	Symbol	Measurement conditions	Condition B				Condition A				Unit	
			5MHz		6MHz		8MHz		10MHz			
			min	max	min	max	min	max	min	max		
TMR	Timer output delay time	tTMOD	Fig. 17-13	—	200	—	100	—	100	—	100 ns	
	Timer reset input setup time	tTMRS	Fig. 17-15	100	—	50	—	50	—	50	— ns	
	Timer clock input setup time	tTMCS	Fig. 17-14	100	—	50	—	50	—	50	— ns	
	Timer clock pulse width (single edge)	tTMCW _H	Fig. 17-14	1.5	—	1.5	—	1.5	—	1.5	— t _{cyc}	
	Timer clock pulse width (both edges)	tTMCWL	Fig. 17-14	2.5	—	2.5	—	2.5	—	2.5	— t _{cyc}	
PWM	Timer output delay time	tPWOD	Fig. 17-16	—	200	—	100	—	100	—	100 ns	
SCI	Input (Async) clock (Sync) cycle	tscyc	Fig. 17-17	2	—	2	—	2	—	2	— t _{cyc}	
	Transmit data delay time (Sync)	tTXD	Fig. 17-17	—	200	—	100	—	100	—	100 ns	
	Receive data setup time (Sync)	trXS	Fig. 17-17	100	—	100	—	100	—	100	— ns	
	Receive data hold time (Sync)	trXH	Fig. 17-17	100	—	100	—	100	—	100	— ns	
	Input clock pulse width	tsCKW	Fig. 17-18	0.4	0.6	0.4	0.6	0.4	0.6	0.4	0.6 t _{cyc}	
Ports	Output data delay time	tPWD	Fig. 17-19	—	200	—	100	—	100	—	100 ns	
	Input data setup time	tPRS	Fig. 17-19	200	—	50	—	50	—	50	— ns	
	Input data hold time	tPRH	Fig. 17-19	200	—	50	—	50	—	50	— ns	

HITACHI

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

Table 17-6. Timing Conditions of On-Chip Supporting Modules (cont.)

Condition A: VCC = 5.0V ± 10%, Ø = 0.5 to 10MHz, Vss = 0V,

Ta = -20 to 75°C (regular specifications),

Ta = -40 to 85°C (wide-range specifications)

Condition B: VCC = 3.0V ± 10%, Vss = 0V, Ø = 0.5MHz to maximum operating frequency,
Ta = 0 to 75°C

Item	Symbol	Measurement conditions	Condition B				Condition A				Unit	
			5MHz		6MHz		8MHz		10MHz			
			min	max	min	max	min	max	min	max		
Dual-port RAM	Address access time	tDAA	Fig. 17-20	—	150	—	150	—	150	—	150 ns	
read cycle	CS access time	tDACS	Fig. 17-20	—	130	—	130	—	130	—	130 ns	
	OE output delay time	tDOE	Fig. 17-20	—	70	—	70	—	70	—	70 ns	
	CS output floating time	tDCHZ	Fig. 17-20	—	50	—	50	—	50	—	50 ns	
	OE output floating time	tDOHZ	Fig. 17-20	—	50	—	50	—	50	—	50 ns	
	Output data hold time	tDOH	Fig. 17-20	0	—	0	—	0	—	0	— ns	
Dual-port RAM write cycle	Chip select time	tDCW	Fig. 17-21	100	—	100	—	100	—	100	— ns	
	Address valid time	tDAW	Fig. 17-21	100	—	100	—	100	—	100	— ns	
	Address setup time	tDAS	Fig. 17-21	20	—	20	—	20	—	20	— ns	
	Write pulse width	tDWp	Fig. 17-21	90	—	90	—	90	—	90	— ns	
	Address hold time	tDWR	Fig. 17-21	20	—	20	—	20	—	20	— ns	
	Input data setup time	tDDW	Fig. 17-21	60	—	60	—	60	—	60	— ns	
	Input data hold time	tDDH	Fig. 17-21	15	—	15	—	15	—	15	— ns	

HITACHI

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

- Measurement Conditions for AC Characteristics




Figure 17-3. Output Load Circuit

17.2.3 A/D Converter Characteristics

Table 17-7 lists the characteristics of the on-chip A/D converter.

Table 17-7. A/D Converter Characteristics

Condition A: $V_{CC} = AV_{CC} = 5.0V \pm 10\%$, $V_{SS} = AV_{SS} = 0V$,

$T_a = -20$ to 75°C (regular specifications),

$T_a = -40$ to 85°C (wide-range specifications)

Condition B: $V_{CC} = 3.0V \pm 10\%$, $AV_{CC} = 5.0V \pm 10\%$, $V_{SS} = AV_{SS} = 0V$, $\emptyset = 0.5\text{MHz}$ to maximum operating frequency, $T_a = 0$ to 75°C

Item	Condition B			Condition A						Unit		
	min	typ	max	min	typ	max	min	typ	max			
Resolution	8	8	8	8	8	8	8	8	8	Bits		
Conversion time (single mode)	—	—	24.4	—	—	20.4	—	—	15.25	—	—	12.2 μs
Analog input capacitance	—	—	20	—	—	20	—	—	20	—	—	20 pF
Allowable signal source impedance	—	—	10	—	—	10	—	—	10	—	—	10 k Ω
Nonlinearity error	—	—	± 1	—	—	± 1	—	—	± 1	—	—	± 1 LSB
Offset error	—	—	± 1	—	—	± 1	—	—	± 1	—	—	± 1 LSB
Full-scale error	—	—	± 1	—	—	± 1	—	—	± 1	—	—	± 1 LSB
Quantizing error	—	—	± 0.5	—	—	± 0.5	—	—	± 0.5	—	—	± 0.5 LSB
Absolute accuracy	—	—	± 1.5	—	—	± 1.5	—	—	± 1.5	—	—	± 1.5 LSB

HITACHI

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

17.3 MCU Operational Timing

This section provides the following timing charts:

17.3.1 Bus Timing	Figures 17-4 to 17-6
17.3.2 Control Signal Timing	Figures 17-7 to 17-10
17.3.3 16-Bit Free-Running Timer Timing	Figures 17-11 to 17-12
17.3.4 8-Bit Timer Timing	Figures 17-13 to 17-15
17.3.5 PWM Timer Timing	Figure 17-16
17.3.6 SCI Timing	Figures 17-17 to 17-18
17.3.7 I/O Port Timing	Figure 17-19
17.3.8 Dual-port RAM Timing	Figures 17-20 to 17-21

17.3.1 Bus Timing

(1) Basic Bus Cycle (Without Wait States) in Expanded Modes




Figure 17-4. Basic Bus Cycle (Without Wait States) in Expanded Modes

HITACHI

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

(2) Basic Bus Cycle (With 1 Wait State) in Expanded Modes




Figure 17-5. Basic Bus Cycle (With 1 Wait State) in Expanded Modes

HITACHI

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

(3) E Clock Bus Cycle




Figure 17-6. E Clock Bus Cycle

17.3.2 Control Signal Timing

(1) Reset Input Timing




Figure 17-7. Reset Input Timing

HITACHI

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

(2) Interrupt Input Timing




Figure 17-8. Interrupt Input Timing

HITACHI

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

(3) Clock Settling Timing




Figure 17-9. Clock Settling Timing

HITACHI

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

(4) Clock Settling Timing for Recovery from Software Standby Mode




Figure 17-10. Clock Settling Timing for Recovery from Software Standby Mode

17.3.3 16-Bit Free-Running Timer Timing

(1) Free-Running Timer Input/Output Timing




Figure 17-11. Free-Running Timer Input/Output Timing

HITACHI

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

(2) External Clock Input Timing for Free-Running Timer




Figure 17-12. External Clock Input Timing for Free-Running Timer

17.3.4 8-Bit Timer Timing

(1) 8-Bit Timer Output Timing




Figure 17-13. 8-Bit Timer Output Timing

(2) 8-Bit Timer Clock Input Timing




Figure 17-14. 8-Bit Timer Clock Input Timing

HITACHI

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

(3) 8-Bit Timer Reset Input Timing




Figure 17-15. 8-Bit Timer Reset Input Timing

17.3.5 Pulse Width Modulation Timer Timing




Figure 17-16. PWM Timer Output Timing

17.3.6 Serial Communication Interface Timing

(1) SCI Input/Output Timing




Figure 17-17. SCI Input/Output Timing (Synchronous Mode)

HITACHI

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

(2) SCI Input Clock Timing




Figure 17-18. SCI Input Clock Timing

17.3.7 I/O Port Timing





Figure 17-19. I/O Port Input/Output Timing

HITACHI


Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

17.3.8 Dual-Port RAM Timing

(1) Read Cycle 1



(2) Read Cycle 2



(3) Read Cycle 3




Figure 17-20. Dual-Port RAM Read Timing

HITACHI

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

(4) Write Cycle




Figure 17-21. Dual-Port RAM Write Timing

HITACHI

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300