# Regarding the change of names mentioned in the document, such as Hitachi Electric and Hitachi XX, to Renesas Technology Corp.

The semiconductor operations of Mitsubishi Electric and Hitachi were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.) Accordingly, although Hitachi, Hitachi, Ltd., Hitachi Semiconductors, and other Hitachi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Renesas Technology Home Page: http://www.renesas.com

Renesas Technology Corp. Customer Support Dept. April 1, 2003



#### **Cautions**

Keep safety first in your circuit designs!

- Renesas Technology Corporation puts the maximum effort into making semiconductor products better and more reliable, but
  there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire
  or property damage.
  - Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

#### Notes regarding these materials

- These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corporation
  product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any
  other rights, belonging to Renesas Technology Corporation or a third party.
- Renesas Technology Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor for the latest product information before purchasing a product listed herein.
  - The information described here may contain technical inaccuracies or typographical errors.
  - Renesas Technology Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
  - Please also pay attention to information published by Renesas Technology Corporation by various means, including the Renesas Technology Corporation Semiconductor home page (http://www.renesas.com).
- 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- 5. Renesas Technology Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- The prior written approval of Renesas Technology Corporation is necessary to reprint or reproduce in whole or in part these
  materials.
- 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
  Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
- 8. Please contact Renesas Technology Corporation for further details on these materials or the products contained therein.

# Application Notes Hitachi Single-Chip Microcomputer Technical Questions and Answers H8/500 Series

#### Preface

The H8/500 Series is a series of highly integrated single-chip microcontrollers. Their CPU core has an internal 16-bit architecture, and each chip includes diverse high-performance peripheral hardware.

These technical questions and answers relate to the H8/510, H8/520, H8/532, H8/534, and H8/536.

#### **H8/500 Family**

Item			H8/510	H8/520	H8/532	H8/534	H8/536
CPU			H8/500	H8/500	H8/500	H8/500	H8/500
Memory	ROM	Masked ROM	_	16 kbytes	32 kbytes	32 kbytes	62 kbytes
		ZTAT®*2	×	О	О	О	О
	RAM		_	512 bytes	1 kbyte	2 kbytes	2 kbytes
Address	space	(bytes)	16 M	1 M	1 M	1 M	1 M
External	data bu	us width (bits)	8/16	8	8	8	8
Timers	16-bit	free-running timer	2 ch	2 ch	3 ch	3 ch	3 ch
	8-bit ti	mer	1 ch	1 ch	1 ch	1 ch	1 ch
	Watch	dog timer	1 ch	1 ch	1 ch	1 ch	1 ch
	PWM	timer	_	_	3 ch	3 ch	3 ch
Serial co (async/sy		cation interface	2 ch	2 ch	1 ch	2 ch	2 ch
A/D converte	r	External trigger input	10 bits, 4 channels, trigger	10 bits, 4 or 8* channels trigger		10 bits, , 8 channels, no trigger	10 bits, 8 channels, no trigger
Interrupts	3	External interrupts	5	9	3	7	7
		Internal interrupts	18	18	19	23	23
I/O ports			60	50/54*1	65	65	65
Package	S		QFP-112	DILC-64S (windowed)	LCC-84 (windowed)	LCC-84 (windowed)	LCC-84 (windowed)
				DILP-64S	PLCC-84	PLCC-84	PLCC-84
				PLCC-68*1	QFP-80	QFP-80	QFP-80
				QFP-64			

Notes: 1. PLCC-68 package

2. ZTAT is a registered trademark of Hitachi, Ltd.

#### How to Use These Technical Questions and Answers

Technical Questions and Answers has been created by arranging technical questions actually asked by users of Hitachi microcomputers in a question-and-answer format. It should be read for technical reference in conjunction with the User's Manual.

Technical Questions and Answers can be read before beginning a microcomputer application design project to gain a more thorough understanding of the microcomputer, or during the design process to check up on difficult points.

(For questions and answers about the H8/500 CPU, see *H8/500 CPU Microcomputer Technical Questions and Answers.*)

# Contents

	Q&A No.	Page
On-chip ROM		
(1) Address bus, data bus, and control line states during access	QA500 - 001B	1
to on-chip address space		
(2) Programming the H8/536 ZTAT	QA500 - 046A	2
Clock		
(1) EXTAL and system clock output line	QA500 - 002B	3
(2) External clock specifications	QA500 - 047A	4
(3) External clock input	QA500 - 003B	5
(4) External clock input (2)	QA500 - 048A	6
Timers		
(1) External clock input to 16-bit FRT	QA500 - 006B	7
(2) Input capture signal for 16-bit FRT	QA500 - 007B	8
(3) Access timing to FRC in 16-bit FRT	QA500 - 009B – 1	9
	QA500 - 009B - 2	10
(4) TCNT of 8-bit timer	QA500 - 011B	11
(5) WDT when system clock stops	QA500 - 012B	12
(6) NMI requested by WDT	QA500 - 013B	13
Serial communication interface (SCI)		
(1) Input/output designation of SCI clock pin	QA500 - 018B	14
(2) Serial I/O line status	QA500 - 019B	15
(3) RDRF bit set timing	QA500 - 021B – 1	16
	QA500 - 021B – 2	17
(4) TDRE bit set timing	QA500 - 022B - 1	18
	QA500 - 022B – 2	19
(5) RDR and DTR utilization when SCI is not used	QA500 - 023B	20
(6) RDRF bit in SCI	QA500 - 049A	21
(7) SCI receive error 1	QA500 - 050A	22
(8) SCI receive error 2 (clocked synchronous mode)	QA500 - 051A	23
(9) SCI RxD input example (asynchronous mode)	QA500 - 052A	24
(10) SCI transmit start (asynchronous mode)	QA500 - 053A	25
(11) Simultaneous transmit/receive in clocked synchronous mode	QA500 - 054A	26
(12) Clearing the SCI's TDRE bit	QA500 - 055A	27

		Q&A No.	Page
A/I	O converter		
(1)	Start of A/D conversion	QA500 - 024B	28
(2)	Non-use of A/D converter reference voltage lines (AV <sub>CC</sub> , AV <sub>SS</sub> )	QA500 - 025B	29
(3)	Changing A/D conversion mode or channels during conversion	QA500 - 027B	30
(4)	Resistor ladder in A/D converter	QA500 - 028B	31
(5)	Rise time of power supplies (AV <sub>CC</sub> , V <sub>CC</sub> )	QA500 - 029B	32
(6)	Allowable impedance of A/D signal sources	QA500 - 056A	33
PW	/M timer		
(1)	DTR of PWM timer	QA500 - 031B	34
(2)	PWM pin assignments	QA500 - 057A	35
Da	ta transfer controller (DTC)		
	Interrupts during DTC operation	QA500 - 032B	36
(2)		QA500 - 033B	37
I/O	ports		
(1)	Analog input part data register during A/D conversion	QA500 - 035B	38
(2)	Port output after reset	QA500 - 037B	39
(3)	AS and RD signal timing	QA500 - 039B	40
	Unused I/O lines	QA500 - 040B	41
Pov	wer-down modes		
_	Power dissipation in hardware and software standby modes	QA500 - 041B	42
(1)	Tower dissipation in nardware and software standay modes	Q/1300 041B	72
Bu	s controller		
(1)	State of D <sub>0</sub> to D <sub>7</sub> with 8-bit data bus	QA500 - 058A	43
Bu	s interface		
(1)	State of $D_0$ to $D_7$ during byte access in 16-bit data bus mode	QA500 - 059A	44
Mi	scellaneous		
(1)	RAM standby voltage	QA500 - 060A	45

Pro	duct	H8/500	Q&A No.	QA500	0 - 001B
Тор	oic	Address bus, data bus, and contro	I line states	during	access to on-chip address space
1.	(1) (2)	values are output on the following nemory or the on-chip register field Address bus Data bus Bus control signals			Classification—H8/500  Software On-chip ROM On-chip RAM Clock Timers Serial I/O A/D PWM DTC I/O ports Power-down modes Elec. characteristics Exception handling Bus interface External expansion Development tools
(1) (2) (3)	wheth The d and w The R access high.	ddress bus carries the address data, her the access is to an on-chip or off ata bus is in the high-impedance startite access by the CPU to an on-chip ata bus is in the high-impedance startite access by the CPU to an on-chip ata bus is in the high-impedance startite access by the CPU to an on-chip ata bus is in the high-impedance startite access by the CPU to an on-chip ata bus is in the high-impedance startite access by the CPU to an on-chip ata bus is in the high-impedance startite access by the CPU to an on-chip ata bus is in the high-impedance startite access by the CPU to an on-chip ata bus is in the high-impedance startite access by the CPU to an on-chip ata bus is in the high-impedance startite access by the CPU to an on-chip ata bus is in the high-impedance startite access by the CPU to an on-chip ata bus is in the high-impedance startite access by the CPU to an on-chip ata bus is in the high-impedance startite access by the CPU to an on-chip ata bus is in the high-impedance startite access and the control is a starting at a star	chip addrest for both p address.	ss. read read	Miscellaneous Related Manuals Manual Title:  Other Technical Documentation Document Name:  Related Microcomputer Technical Q&A Title:

Prod	luct	H8/536	Q&A No.	QA500	4500 - 046A		
Topi	С	Programming the H8/536 ZTAT	-				
1.	Question			Classification—H8/536  Software O On-chip ROM On-chip RAM Clock Timers Serial I/O A/D PWM DTC I/O ports Power-down modes Elec. characteristics Exception handling Bus interface External expansion Development tools Miscellaneous			
	When writer data in end ac	programming the H8/536, you must to memory type HN27C101 and ein addresses H'F680 to H'1FFFF or stidress.  The to use byte programming mode. The programming mode of the programming mode.	ther write Het H'F67F	H'FF as the	Related Manuals  Manual Title:  Other Technical Documentation  Document Name:  Related Microcomputer Technical Q&A  Title:		
		Information  OM writers do not support byte prog	gramming fo	or the H	IN27C101.		

Product	H8/500	Q&A No.	QA50	0 - 002B
Торіс	EXTAL and system clock output lir	ne		
Question				Classification—H8/500
1. Durin	g external clock input, what is the pen EXTAL and the system clock output)?		onship	Software On-chip ROM On-chip RAM O Clock Timers Serial I/O A/D PWM DTC I/O ports Power-down modes Elec. characteristics Exception handling Bus interface External expansion Development tools Miscellaneous
betwe	g external clock input, the phase releen EXTAL and the system clock oun below.	_	as	Manual Title:  Other Technical Documentation Document Name:
ø output	approx. 40 ns internal delay			Related Microcomputer Technical Q&A Title:
	al delay value is not guaranteed.			1

Product	H8/500	Q&A No.	QA500	0 - 047A
Topic	External clock specifications	'		
	an external clock is supplied to the are the rise-time and fall-time require		n,	Classification—H8/500  Software On-chip ROM On-chip RAM O Clock Timers Serial I/O A/D PWM DTC I/O ports Power-down modes Elec. characteristics Exception handling Bus interface External expansion Development tools Miscellaneous
should External (EXTAL)	t <sub>Cf</sub> t <sub>Cr</sub>	nd fall time	(t <sub>Cf</sub> )	Related Manuals Manual Title:  Other Technical Documentation Document Name:  Related Microcomputer Technical Q&A Title:
Additional	Information			

Product	H8/520, 532, 534, 536	Q&A No.	QA500	0 - 003B
Topic	External clock input			
Question				Classification—H8/53
1. For exemp	kternal clock input, the Hardware M ple of a circuit using a 74HC04 (see HC04 necessary?  T4HC04		hy is	Software On-chip ROM On-chip RAM O Clock Timers Serial I/O A/D PWM DTC I/O ports Power-down modes Elec. characteristics Exception handling Bus interface External expansion
				Development tools Miscellaneous
1. If the unstal	XTAL pin open is left open, operatiole.	on may be	come	Related Manuals  Manual Title:
The 7 clock	4HC04 is necessary to assure stable rates.	operation	at high	Other Technical Documentation Document Name:
				Related Microcomputer Technical Q&A Title:
Additional	I Information			


Note: The XTAL pin can be left open if the external clock rate is 16 MHz or less. For masked-ROM versions and the H8/510, the XTAL pin can be left open for external clock rates up to 20 MHz.

<b>Product</b> H8/520, 532, 534, 536 <b>Q&amp;A No.</b> QAS		QA500	QA500 - 048A	
Topic	External clock input (2)			
a circ diagra	H8/500 Series User's Manuals (exceuit using a 74HC04 for external cloam on previous page.) Can an ALSple, be used instead?	ck input. (S		Classification—H8/532  Software On-chip ROM On-chip RAM O Clock Timers Serial I/O A/D PWM DTC I/O ports Power-down modes Elec. characteristics Exception handling Bus interface External expansion Development tools Miscellaneous
	LS-TTL device can be used if its prand drivability are equivalent to the		lelay	Related Manuals  Manual Title:  Other Technical Documentation  Document Name:  Related Microcomputer Technical Q&A  Title:
Additiona	I Information			I

Product	H8/500	Q&A No.	QA500	0 - 006B
Topic	External clock input to 16-bit FRT			
Question  1. When free-r	the external clock source is selecte unning timer, what is the minimum nal clock (FTCI)?			Classification—H8/500  Software On-chip ROM On-chip RAM Clock O Timers Serial I/O A/D PWM DTC I/O ports Power-down modes Elec. characteristics Exception handling Bus interface External expansion Development tools Miscellaneous
	ninimum pulse width of the externa	l clock is 1.	5	Related Manuals  Manual Title:  Other Technical Documentation Document Name:
FTCI inpu	1.5 system clocks			Related Microcomputer Technical Q&A Title:
Additiona	I Information			

Product	H8/500	Q&A No.	QA500 - 007B		
Topic	Input capture signal for 16-bit FRT				
gener will th	FRT input capture line (FTI) is multal-purpose input/output port that is ne rise and fall of the output data upre register?	used for out	tput,	Classification—H8/500  Software On-chip ROM On-chip RAM Clock O Timers Serial I/O A/D PWM DTC I/O ports Power-down modes Elec. characteristics Exception handling Bus interface External expansion Development tools	
on the	The input capture register will be up a input/output line, on the edge select select bit (IEDG) in the timer controls.	cted by the	input	Miscellaneous  Related Manuals  Manual Title:  Other Technical Documentation Document Name:  Related Microcomputer Technical Q&A  Title:	
Additiona	I Information				


Product	H8/500	Q&A No.	. QA500 - 009B – 1		
Topic	Access timing to FRC in 16-bit FR	Т			
	is the read and write timing of the fer (FRC) in the 16-bit free-running	-		Classification—H8/500  Software On-chip ROM On-chip RAM Clock O Timers Serial I/O A/D PWM DTC I/O ports Power-down modes Elec. characteristics Exception handling Bus interface External expansion Development tools Miscellaneous	
the ne	ccess timing of the 16-bit timer's Frext page.  access (or two successive byte acce The upper byte has to be accessed to	esses) shoul		Related Manuals Manual Title:  Other Technical Documentation Document Name:  Related Microcomputer Technical Q&A Title:	
Additiona	I Information				



FRC Access Timing (read)

#### Operation when register is read

When the upper byte is read, the upper byte value is passed to the CPU and the lower byte value is transferred to TEMP. Next, when the lower byte is read, the lower byte value in TEMP is passed to the CPU.



FRC Access Timing (write)

#### Operation when register is written

When the upper byte is written, the upper byte value is stored in TEMP. Next, when the lower byte is written, it is combined with the upper byte value in TEMP and all 16 data bits are written in the register.

Product	H8/500	Q&A No.	QA500 - 011B		
Topic TCNT of 8-bit timer					
Question		Classification—H8/500			
(TCN	a compare-match signal clears the T) to H'00, does TCNT remain at H counting up from H'00?			Software On-chip ROM On-chip RAM Clock O Timers Serial I/O A/D PWM DTC I/O ports Power-down modes Elec. characteristics Exception handling Bus interface External expansion Development tools Miscellaneous	
1. TCNT	Γ starts counting up from H'00.			Related Manuals  Manual Title:  Other Technical Documentation  Document Name:  Related Microcomputer Technical Q&A  Title:	
Additiona	I Information				

Product	H8/500	Q&A No.	QA500 - 012B			
Topic	WDT when system clock stops					
	system clock stops, will the watchd anything wrong?	og timer (V	VDT)	0	Software On-chip ROM On-chip RAM Clock Timers Serial I/O A/D PWM DTC I/O ports Power-down modes Elec. characteristics Exception handling Bus interface External expansion Development tools Miscellaneous	
	system clock for the whole chip sto also stops, so the WDT cannot dete	-		Oth Doo Doo	er Technical cumentation cument Name:	
Additional	Information					

Product	H8/532	Q&A No.	QA500	- 013B
Topic	NMI requested by WDT			
Question  1. How reque				Classification—H8/532  Software On-chip ROM On-chip RAM Clock O Timers Serial I/O A/D PWM DTC I/O ports Power-down modes Elec. characteristics Exception handling Bus interface External expansion Development tools
overfl	n the WDT requests an NMI interrup low bit (OVF) in the WDT timer sta er (TCSR) to 1. You can detect this	itus/control		Miscellaneous Related Manuals Manual Title:
NIML	requested by input signal from pin	OVF Bit in	TCSR	Other Technical Documentation
	requested by WDT	1		Document Name:
				Related Microcomputer Technical Q&A
				Title:
When the	Information   WDT is used in interval timer mode 520, H8/532)	e, IR $Q_0$ inte	errupts ca	an be discriminated in the same


Pro	duct	H8/500	Q&A No.	QA500 - 018B		
Тор	ic	Input/output designation of SCI clo	ock pin	l		
<b>Que</b> 1.	input	the SCI is used, is the serial clock or output by writing a 0 or 1 in the er (DDR) of the corresponding port	data directi		Classification—H8/500  Software On-chip ROM On-chip RAM Clock Timers O Serial I/O A/D PWM DTC I/O ports Power-down modes Elec. characteristics Exception handling Bus interface External expansion Development tools Miscellaneous	
1.	clock in the and 0	you use the SCI, the input or output line depends on the communication serial mode register (SMR) and the bits (CKE1 and CKE0) in the serial). You don't have to set the DDR.	n mode bit ( e clock enat	$(C/\overline{A}.)$ ole 1	Related Manuals  Manual Title:  Other Technical Documentation  Document Name:  Related Microcomputer Technical Q&A  Title:	
Add	litional	Information				

Product	H8/500	Q&A No.	QA500	0 - 019B
Topic	Serial I/O line status	1		
SCK suppo made regis	input/output ports multiplexed with lines have been used for serial compose they are redesignated as I/O port in the serial control register (SCR) are (SMR).  Evalues will the corresponding data R) contain?	munication, as by setting or serial mo	gs ode	Classification—H8/500 Software On-chip ROM On-chip RAM Clock Timers O Serial I/O A/D PWM DTC I/O ports Power-down modes Elec. characteristics Exception handling Bus interface External expansion Development tools Miscellaneous
of ing the D	operations do not affect the contents out/output ports. Given the condition DR bits will retain the values they have for serial communication.	ns you descr	ribe,	Related Manuals Manual Title:  Other Technical Documentation Document Name:  Related Microcomputer Technical Q&A Title:
Additiona	Il Information			

Produc	ct	H8/500	Q&A No.	QA500 - 021B – 1		
Topic		RDRF bit set timing				
Question  1. W full 1. 2. At	When data reception is completed, the receive data register full bit (RDRF) in the serial status register (SSR) is set to 1. At what timing does this occur in asynchronous mode?			Side   O	ssification—H8/500 oftware n-chip ROM n-chip RAM lock mers erial I/O //D WM TC D ports ower-down modes lec. characteristics exception handling	
Answe See the		xt page.			Bi Ex Do M Relate	us interface external expansion evelopment tools iscellaneous d Manuals il Title:
					Docum Docum Relate	Technical nentation nent Name:  d Microcomputer ical Q&A
Additio	onal	Information				


Product	H8/500	Q&A No.	QA500 - 021B – 2
Topic	RDRF bit set timing		
Answer			

1. The RDRF bit is set to 1 after the fall of the next data sampling clock after the MSB of the data is received. (See the diagram below.)




8-Bit Data, 1 Stop Bit, Internal Clock

2. The RDRF bit is set to 1 after the rising edge of the serial clock cycle in which the MSB of the data is received. (See the diagram below.)



8-Bit Data

Product	H8/500	Q&A No.	QA500 - 022B – 1		
Topic	TDRE bit set timing				
data r (SSR) async	n eight data bits have been transmitt register empty bit (TDRE) in the ser is set to 1. At what timing does this hronous mode?  That timing does this occur in clocked?	ial status re s occur in	gister	Classification—H8/500  Software On-chip ROM On-chip RAM Clock Timers O Serial I/O A/D PWM DTC I/O ports Power-down modes Elec. characteristics Exception handling Bus interface External expansion Development tools Miscellaneous	
whether the or not.  1. Asynctical Asynctics and the second and th	700000000000000000000000000000000000000	ains transm	DW)	Related Manuals  Manual Title:  Other Technical Documentation Document Name:  Related Microcomputer Technical Q&A  Title:	



Pro	duct	H8/500	Q&A No.	QA500 - 023B		
Тор	Opic RDR and DTR utilization when SCI is not used					
1.	the fo	the serial communication interface llowing be utilized as data registers RDR (receive data register)		, can	) )	Classification—H8/500 Software On-chip ROM On-chip RAM Clock Timers Serial I/O A/D PWM DTC I/O ports Power-down modes Elec. characteristics Exception handling Bus interface External expansion Development tools Miscellaneous
Ans		nswer is as follows: RDR is a read-only register, so it ca	nnot be use	d as a		ated Manuals nual Title:
	(2)	data register.  TDR can be used as a data register.			Doc	er Technical cumentation cument Name:  ated Microcomputer hnical Q&A
Ado	litional	Information				

Product	H8/500	Q&A No.	QA500	A500 - 049A		
Topic						
Question  1. To receive serial data, the receive data register full bit (RDRF) in the serial status register (SSR) must be cleared to 0. What happens if 0 is written in the bit directly, without first reading 1?				Classification—H8/500  Software On-chip ROM On-chip RAM Clock Timers O Serial I/O A/D PWM DTC I/O ports Power-down modes Elec. characteristics Exception handling Bus interface External expansion Development tools Miscellaneous		
overri data.	DRF bit retains its 1 value and is not not proved in error occurs at completion of rec			Related Manuals  Manual Title:  Other Technical Documentation  Document Name:  Related Microcomputer Technical Q&A  Title:		
	Information siderations apply to the transmit d	ata register	empty h	oit (TDRE).		
Similar co	instactations apply to the transmit to	10515101	ompty t	a (1816).		

Product	H8/500	Q&A No.	QA500	O - 050A		
Topic	SCI receive error 1					
Question  1. If the prograframing	receive-error interrupt handler return am without clearing the overrun flaging error flag (FER), or parity error status register (SSR) to 0, will a received	g (ORER), flag (PER) i	in the	Classification—H8/500  Software On-chip ROM On-chip RAM Clock Timers O Serial I/O A/D PWM DTC I/O ports Power-down modes Elec. characteristics Exception handling Bus interface External expansion Development tools Miscellaneous Related Manuals		
the re	one more instruction is executed in ceive error will occur again, becaus is the interrupt source.	_	-	Manual Title:  Other Technical Documentation Document Name:  Related Microcomputer Technical Q&A Title:		
	Additional Information  This holds for all on-chip supporting modules, excluding only the external interrupts.					

Product	H8/500	Q&A No.	QA500 - 051A	
Topic	SCI receive error 2 (clocked synch	receive error 2 (clocked synchronous mode)		
	the SCI is used in clocked synchrotime is an overrun error detected?	nous mode,	at	Classification—H8/500  Software On-chip ROM On-chip RAM Clock Timers O Serial I/O A/D PWM
			-	DTC I/O ports Power-down modes Elec. characteristics Exception handling Bus interface External expansion Development tools Miscellaneous
	verrun error bit (ORER) is set to 1 arrial clock when the most significant red.			Related Manuals Manual Title:
Serial clo				Other Technical Documentation Document Name:
ORER		- 0.5 to 1.5	iø	Related Microcomputer Technical Q&A Title:
	Reception of 8-Bit Data			
Additiona	I Information			

Prod	uct	H8/500	Q&A No.	QA500	) - 052A
Topic SCI RxD input example (asynchronous mode)		)			
2. 1	Suppo now leswitch data co	ose the RxD pin is being used as an ow. Do any precautions have to be an this pin over to its RxD function a correctly?  The precautions have to be taken in or correctly after detecting the break contractly after detecting the break contractly after detecting the second correctly after detecting the break contractly after detecting the break	taken in ord and receive and receive	er to serial	Classification—H8/532  Software On-chip ROM On-chip RAM Clock Timers O Serial I/O A/D PWM DTC I/O ports Power-down modes Elec. characteristics Exception handling Bus interface External expansion Development tools Miscellaneous
2. 1	Chang receiv Befor	ge the RxD input to high before setter enable bit (RE) to 1.  e reception of the first data, supply ine for at least one frame.			Related Manuals  Manual Title:  Other Technical Documentation Document Name:  Related Microcomputer
Addit	tiona	Information			Technical Q&A  Title:

Question  1. In the S data fro (TDRE) the SCI	SCI transmit start (asynchronous needs of transmitting sequence, following the serial status register (SSR) I starts transmitting data. How much time when the TDRE bit is set to	ng the trans register em	pty bit	Classification—H8/500 Software On-chip ROM
1. In the S data fro (TDRE) the SCI from the	om TDR to TSR, the transmit data E) in the serial status register (SSR) I starts transmitting data. How much	register em ) is set to 1,	pty bit	Software On-chip ROM
	t bit?	•	there	On-chip RAM Clock Timers O Serial I/O A/D PWM DTC I/O ports Power-down modes Elec. characteristics Exception handling Bus interface External expansion Development tools Miscellaneous
	lay time is eight basic clock cycles diagram below.			Related Manuals  Manual Title:
Basic clock <sub>.</sub>				Other Technical Documentation
TDRE Transmit  data	Stop bit St	art bit		Document Name:
	8 basic clock cycles (0.5ø to 1.5ø	<b>Ø</b> )		Related Microcomputer Technical Q&A Title:
Additional I				

The same timing applies when transmission starts from the setting of the transmit enable bit (TE).

Product	H8/500	Q&A No.	QA500	0 - 054A
Topic Simultaneous transmit/receive in clocked synchronous mode			s mode	
synch	g simultaneous transmitting and rec ronous mode, can data be transferre an overrun error has occurred?	_		Classification—H8/500  Software On-chip ROM On-chip RAM Clock Timers O Serial I/O A/D PWM DTC I/O ports Power-down modes Elec. characteristics Exception handling Bus interface External expansion Development tools Miscellaneous
In sim synch procee	cannot be transferred.  nultaneous transmitting and receivir ronous mode, transmitting or received independently before the ORER of the cleared to 0.	ing cannot		Related Manuals  Manual Title:  Other Technical Documentation  Document Name:  Related Microcomputer Technical Q&A  Title:
Additional	I Information			

<b>Product</b>   H8/500   <b>Q&amp;A No.</b>   QA500 - 055A		QA500 - 055A		
Topic	Clearing the SCI's TDRE bit			
proble transr	transmitting data, will there be any em if we wait until after writing transit data register (TDR) to read the 1 E bit, then clear this bit to 0?	nsmit data i	n the On-chip ROM	odes stics ling sion
Answer  1. No pr	oblem will occur.		Miscellaneous Related Manuals Manual Title:  Other Technical Documentation Document Name:  Related Microcomp Technical Q&A Title:	outer
Additiona	Information			
If you wri	te in TDR while the TDRE bit is 0,	however, y	ou will destroy the previous T	DR data.

Product H8/500	Q&A No.	QA500	QA500 - 024B	
Topic Start of A/D conversion				
Topic Start of A/D conversion  Question  1. Software can select the start of A/D the A/D start bit (ADST) in the A/D (ADCSR) to 1. What happens if 1 is bit again while A/D conversion is in  2. What happens if A/D conversion stafalling edge of the external trigger siadDTRG goes high while A/D conversion the A/D conversion stafalling edge of the external trigger siadDTRG goes high while A/D conversion the A/D conversion stafalling edge of the external trigger siadDTRG goes high while A/D conversion the A/D conversion stafalling edge of the external trigger siadDTRG goes high while A/D conversion stafalling edge of the external trigger siadDTRG goes high while A/D conversion stafalling edge of the external trigger siadDTRG goes high while A/D conversion stafalling edge of the external trigger siadDTRG goes high while A/D conversion stafalling edge of the external trigger siadDTRG goes high while A/D conversion stafalling edge of the external trigger siadDTRG goes high while A/D conversion stafalling edge of the external trigger siadDTRG goes high while A/D conversion stafalling edge of the external trigger siadDTRG goes high while A/D conversion stafalling edge of the external trigger siadDTRG goes high while A/D conversion stafalling edge of the external trigger siadDTRG goes high while A/D conversion stafalling edge of the external trigger siadDTRG goes high while A/D conversion stafalling edge of the external trigger siadDTRG goes high while A/D conversion stafalling edge of the external trigger siadDTRG goes high while A/D conversion stafalling edge of the external trigger siadDTRG goes high while A/D conversion stafalling edge of the external trigger siadDTRG goes high while A/D conversion stafalling edge of the external trigger siadDTRG goes high while A/D conversion stafalling edge of the external trigger siadDTRG goes high while A/D conversion stafalling edge of the external trigger siadDTRG goes high while A/D conversion stafalling edge of the external trigger siadDTRG goes high while A/D conversion stafa	control/status rewritten in the Aprogress?  rts by detection gnal (ADTRG),	of the then	Classification—H8/500  Software On-chip ROM On-chip RAM Clock Timers Serial I/O O A/D PWM DTC I/O ports Power-down modes Elec. characteristics Exception handling Bus interface External expansion Development tools	
Answer  1. If the ADST bit is set to 1 again during will be ignored and A/D conversion  2. Operation will be normal if the ADT least 1.5 cycles. After that, if the ADT again during A/D conversion, it will conversion will continue.  Additional Information	will continue.  TRG signal is lov TRG signal goe	w for at	Miscellaneous Related Manuals Manual Title:  Other Technical Documentation Document Name:  Related Microcomputer Technical Q&A Title:	

Product	H8/500	Q&A No.	QA500	0 - 025B
Торіс	Non-use of A/D converter refe	erence voltage lii	nes (AV	CC, AV <sub>SS</sub> )
Question				Classification—H8/500
1. When the A/D converter is not used, what should be done		done	Software	
		, what should be	done	On-chip ROM
with t	he AV <sub>CC</sub> and AV <sub>SS</sub> pins?			On-chip RAM
				Clock
				Timers
				Serial I/O
				O A/D
				PWM
				DTC
				I/O ports
				Power-down modes
				Elec. characteristics
				Exception handling
				Bus interface
				External expansion
				Development tools
				Miscellaneous
Answer				Related Manuals
				Manual Title:
	when the A/D converter is not	used, AV <sub>CC</sub> sho	uld be	Mariaar Title:
conne	ected to $V_{CC}$ and $AV_{SS}$ to $V_{SS}$ .			
(Po	ference) 10 bit D/A			
(IXE	AV <sub>CC</sub>	AVcc		
	AVCC	γ		Other Technical
	AV <sub>SS</sub>	Comparator		Documentation
		Somparator		Document Name:
	<b></b>			
		<del>-</del>		
	Vss	AVss		Related Microcomputer
(1) If AV	CC is left open, voltage potenti		ce to	Technical Q&A
	gital circuits in the A/D conver			Title:
				TIUC.
	and V <sub>SS</sub> are shorted inside the			
differ	ence between them will cause	excessive curren	t	
drain.				
۸	Information			1
Additiona	I Information			

Product	H8/500	Q&A No.	QA500	) - 02	7B
Topic	Changing A/D conversion mode or	channels o	during co	nvei	sion
Question				(	Classification—H8/500 Software
1. Chang	D conversion, what happens if you: ge the A/D conversion mode? ge the channel selection?			O	On-chip ROM On-chip RAM Clock Timers Serial I/O A/D
					PWM DTC I/O ports Power-down modes Elec. characteristics Exception handling Bus interface External expansion Development tools Miscellaneous
Answer					ated Manuals
conve	changing the A/D conversion mod rsion. Conversion accuracy will be changing the channel selection dur	degraded.	D ·	Mai	nual Title:
	ersion. The same problem will occur	_		er Technical cumentation	
				Doo	cument Name:
				Rel Tec	ated Microcomputer hnical Q&A
A 1 150				Title	e:

#### **Additional Information**

Note: Check the A/D end flag (ADF) in the A/D control/status register (ADCSR), then:

- 1. Change the A/D conversion mode.
- 2. Select the channel(s).

Product	H8/500	Q&A No.	QA500	) - 028B
Topic	Resistor ladder in A/D converter			
	he analog power supplies of the A/E ected only to the resistor ladder?	) converter		Classification—H8/500  Software On-chip ROM On-chip RAM Clock Timers Serial I/O O A/D PWM DTC I/O ports Power-down modes Elec. characteristics Exception handling Bus interface External expansion Development tools
resist etc. T	nalog power supplies are connected or ladder but also to analog circuits they also power the interface to digiconverter.	in the comp	oarator	Miscellaneous  Related Manuals  Manual Title:  Other Technical Documentation  Document Name:  Related Microcomputer Technical Q&A  Title:
Additiona	I Information			

Product	H8/500	Q&A No.	QA500	) - 029B
Торіс	Rise time of power supplies (AV	cc, Vcc)		
Question  1. Will a times power	any problems occur if there is a dibetween the analog power supply r supply (V <sub>CC</sub> )?	fference in ris		Classification—H8/500  Software On-chip ROM On-chip RAM Clock Timers Serial I/O O A/D PWM DTC I/O ports Power-down modes Elec. characteristics Exception handling Bus interface External expansion Development tools Miscellaneous
V <sub>CC</sub> a  Durin  voltag  A/D c	e is no restriction on the order in ware powered up.  g the interval marked A in the diage potentials in the interface to digeonverter are unstable, which may rent drain.	ngram below,	n the	Related Manuals  Manual Title:  Other Technical Documentation  Document Name:  Related Microcomputer Technical Q&A  Title:
Additiona	I Information			

Product	H8/500	Q&A No.	QA500	0 - 056A
Topic	Allowable impedance of A/D signa	l sources		
	the allowable signal source impeda if the A/D conversion time is chang		10 kΩ	Classification—H8/500 Software On-chip ROM On-chip RAM
				Clock Timers Serial I/O A/D PWM DTC I/O ports Power-down modes Elec. characteristics Exception handling Bus interface External expansion Development tools
II .	ow-speed conversion mode should of 2, but this is not guaranteed.	operate ever	n at	Miscellaneous Related Manuals Manual Title:
				Other Technical Documentation  Document Name:
				Related Microcomputer Technical Q&A Title:
Additiona	I Information			1

Product	H8/532, H8/534, H8/536	Q&A No.	QA500	0 - 031B
Topic	DTR of PWM timer			
Question  1. The d for pu	uty register (DTR) of the PWM timalses with 0% duty cycle, H'7D for paycle, and H'FA for pulses with 100 if a value from H'FB to H'FF is writh	oulses with % duty cyc	50% le, but	Classification—H8/532  Software On-chip ROM On-chip RAM Clock Timers Serial I/O A/D O PWM DTC I/O ports Power-down modes Elec. characteristics Exception handling Bus interface External expansion Development tools
outpu	alue from H'FB to H'FF is written in t with a 100% duty cycle.	n DTR, puls	ses are	Miscellaneous  Related Manuals  Manual Title:  Other Technical Documentation  Document Name:  Related Microcomputer Technical Q&A  Title:

Product	H8/534, H8/536	Q&A No.	QA500	00 - 057A	
Topic	PWM pin assignments				
Question				Classification—H8/534	_
	WM timer outputs (PW <sub>1</sub> to PW <sub>3</sub> ) as	ro con bo oc	signed	Software	
	1 1		-	On-chip ROM	
	to P6 <sub>3</sub> (multiplexed with $\overline{IRQ_3}$ to $\overline{I}$	-5	-	On-chip RAM	
	nultiplexed with SCK2, RxD2, and	TxD <sub>2</sub> ). Can	all six	Clock	
pins b	e used for PWM output?			Timers	
				Serial I/O	
				A/D	
				O PWM	
				DTC	
				I/O ports	
				Power-down modes	
				Elec. characteristics	
				Exception handling	
				Bus interface	
				External expansion	
				Development tools	
				Miscellaneous	
Answer				Related Manuals	
1. Yes, the	hey can.			Manual Title:	
				Other Technical	
				Documentation	
				Document Name:	
				Related Microcomputer	
				Technical Q&A	
				Title:	
Additiona	Information				_

 $P6_1$  to  $P6_3$  can be used for both PWM output and IRQ input.  $P9_2$  to  $P9_4$  can be used for either PWM output or SCI functions, but not both.

Product	H8/500	Q&A No.	QA500	) - 032B
Topic	Interrupts during DTC operation			
Question				Classification—H8/500
1. Durin	g operation of the data transfer cont happens if an interrupt is requested r than the interrupt the DTC is servi	with a prior		Software On-chip ROM On-chip RAM Clock Timers Serial I/O A/D PWM O DTC I/O ports Power-down modes Elec. characteristics Exception handling Bus interface External expansion Development tools
•				Miscellaneous
interr	e the DTC is operating the CPU halt upts can be accepted.  OTC therefore completes its interrup			Related Manuals  Manual Title:
which	n one instruction is executed; then the upt-handling sequence begins.		itei	Other Technical Documentation Document Name:
				Related Microcomputer Technical Q&A
				Title:

#### **Additional Information**

If the instruction executed after the conclusion of DTC operations is LDC or another instruction that inhibits interrupts, the interrupt-handling sequence will not start until the next instruction after that has been executed (and if that next instruction also inhibits interrupts, another instruction will be executed).

Product	H8/500	Q&A No.	QA500	0 - 033B
Topic	DTC usage			
2. After (DTC DTC inforr	DTC register information be located a DTC data transfer, the data transfer) is decremented by 1, and if the rwill no longer be activated. If DTC mation is stored on ROM with the D an interrupt occur after the DTC d	er count regresult is 0, the register of the order of the	he set to	Classification—H8/500  Software On-chip ROM On-chip RAM Clock Timers Serial I/O A/D PWM O DTC I/O ports Power-down modes Elec. characteristics Exception handling External expansion Development tools
2. An in DTCI	register information can be located terrupt will be generated. The decis R = 0 is made when the DTCR value of the terrupt will be generated. The decis terrupt will be generated to the decis terrupt will be gene	ion as to wl		Miscellaneous Related Manuals Manual Title:  Other Technical Documentation Document Name:  Related Microcomputer Technical Q&A Title:

Product	H8/500	Q&A No.	QA500	) - 035B
Topic	Analog input port data register dur	ing A/D cor	version	
data r	g A/D conversion, what happens to egister (DR) of the input port that is g input?			Classification—H8/500  Software On-chip ROM On-chip RAM Clock Timers Serial I/O A/D PWM DTC O I/O ports Power-down modes Elec. characteristics Exception handling Bus interface External expansion Development tools Miscellaneous
	used for analog input return the value conversion, regardless of the actual		-	Related Manuals Manual Title:  Other Technical Documentation Document Name:  Related Microcomputer Technical Q&A Title:
Additional	I Information			

Pro	duct	H8/500	Q&A No.	QA500	0 - 037B
Тор	ic	Port output after reset			
-	To use	e an input/output port line to output should be set first: the port's data in the control of the			Classification—H8/500  Software On-chip ROM On-chip RAM Clock Timers Serial I/O A/D PWM DTC O I/O ports Power-down modes Elec. characteristics Exception handling Bus interface External expansion
Ans	wer				Development tools Miscellaneous Related Manuals
1.		ese registers in the following order.			Manual Title:
	(1)	Set the output data in the output por	t's data reg	ister.	
		Set the DDR bit of the output line to	o 1.		Other Technical Documentation Document Name:  Related Microcomputer Technical Q&A Title:
		Information			
Not	e: A re	eset initializes the port data registers	s to 0.		

	H8/500	Q&A No.	QASU	) - 039B
Торіс	AS and RD signal timing			
Question  1. Are t	he $\overline{AS}$ and $\overline{RD}$ signals synchronized of the system clock ( $\emptyset$ ), or with outp		-	Classification—H8/500  Software On-chip ROM On-chip RAM Clock Timers Serial I/O A/D PWM DTC O I/O ports Power-down modes Elec. characteristics Exception handling Bus interface External expansion Development tools Miscellaneous
edge The A edge occur  Ø  A <sub>0</sub> to A  AS, RI	t <sub>AD</sub>	ore the falli m below ca	ng	Related Manuals  Manual Title:  Other Technical Documentation Document Name:  Related Microcomputer Technical Q&A  Title:

Product	H8/500	Q&A No.	QA500 - 040B	
Topic	Unused I/O lines			
Question	should be done with unused I/O po	rt lines?	Classification—H8/500  Software On-chip ROM On-chip RAM Clock Timers Serial I/O A/D PWM DTC O I/O ports Power-down modes Elec. characteristics Exception handling Bus interface External expansion Development tools Miscellaneous  Related Manuals	
1. (1)	Pull unused input/output port lines of through an approximately 10-kΩ re   Do the same for input-only port line	sistor.	Manual Title	
Additional Information  Connect a separate pull-up or pull-down resistor to each line.				

Product	H8/520, 532, 534, 536	Q&A No.	QA500 - 041B
Topic	Power dissipation in hardware and	standby modes	
	re any difference in current dissipat ware standby and software standby?	ion between	Classification—H8/532  Software On-chip ROM On-chip RAM Clock Timers Serial I/O A/D PWM DTC I/O ports O Power-down modes Elec. characteristics Exception handling Bus interface External expansion Development tools Miscellaneous
In har impersoftwork in port.	ant dissipation satisfies the relations ware standby ≤ software standby.  The dware standby mode, all lines are plance state, which reduces current dare standby mode I/O ports hold the trent dissipation varies depending o	laced in the lissipation.	In Documentation  States, Document Name:

Product	H8/510	Q&A No.	QA500	) - 058A
<b>Topic</b> State of D <sub>0</sub> to D <sub>7</sub> with 8-bit data bus				
area a	bit data bus mode (mode 2 or 4), described an eight-bit bus, what a data bus lines (D <sub>0</sub> to D <sub>7</sub> ) and con	re the state:	s of the	Classification—H8/510  Software On-chip ROM On-chip RAM Clock Timers Serial I/O A/D PWM DTC I/O ports Power-down modes Elec. characteristics Exception handling Bus interface Development tools O Bus controller Miscellaneous
1. D <sub>0</sub> to alway	D <sub>7</sub> are in the high-impedance state, as 1.	, and $\overline{\text{LWR}}$	is	Related Manuals  Manual Title:  Other Technical Documentation Document Name:  Related Microcomputer Technical Q&A  Title:
Additiona	I Information			

s in 16-bit	ata hus mode
	ata bao moao
yte data in	Glassification—H8/500 Software On-chip ROM On-chip RAM Clock Timers Serial I/O A/D PWM DTC I/O ports Power-down modes Elec. characteristics Exception handling O Bus interface External expansion Development tools Miscellaneous
$D_{15}$ to $D_8$ ) at the same	Related Manuals  Manual Title:
to odd addi 0 : 1 nding on th	Other Technical Documentation Document Name:  Related Microcomputer Technical Q&A Title:
s:	sending on the

1. The minimum RAM standby voltage (VRAM) is specified at 2.0 V. What voltage should be supplied to  $AV_{CC}$ ?

Product	H8/520, 532, 534, 536	Q&A No.	QA500	) - 060A
Topic	RAM standby voltage			
Question				Classification—H8/532  Software On-chip ROM On-chip RAM Clock Timers Serial I/O A/D PWM DTC I/O ports Power-down modes Elec. characteristics Exception handling Bus interface External expansion Development tools O Miscellaneous Related Manuals Manual Title:
2 V. S currer	Should be the same as the RAM states at the RAM state of the same as the same as the RAM state of the same as the sam			Other Technical Documentation Document Name:  Related Microcomputer Technical Q&A Title: