(LCD Driver for High Voltage)

Description

The HD66106F LCD driver has a high duty ratio and many outputs for driving a large capacity dot matrix LCD panel.

It includes 80 LCD drive circuits and can drive at up to 1/480 duty cycle. For example, only 14 drivers are enough to drive an LCD panel of 640×480 dots. It also easily interfaces with various LCD controllers because of its internal automatic chip enable signal generator.

Using this LSI sharply lowers the cost of an LCD system.


Features

- · Column and row driver
- · 80 LCD drive circuits
- Multiplexing duty ratios: 1/100 to 1/480
- · 4-bit parallel data transfer
- · Internal automatic chip enable signal generator
- · Internal standby function
- Recommended LCD controller LSIs: HD63645F and HD64645F (LCTC)
- Power supply: +5 V ± 10% for the internal logic, and 14.0 V to 37.0 V for LCD drive circuits
- · Operation frequency: 6.0 MHz (max.)
- · CMOS process

Ordering Information

| Typ No. | Package |
|-----------|---------------------|
| HD66106FS | 100-Pin Plastic QFP |
| | (FP-100A) |
| HD66106D | Chip |

Pin Arrangement



Pin Description

Power supply

 $V_{CC},\ GND\colon V_{CC}$ supplies power to the internal logic circuit. GND is the logic and drive ground.

 $\boldsymbol{V_{LCD}}\colon \boldsymbol{V_{LCD}}$ supplies power to the LCD drive circuit.

 V_1 , V_2 , V_3 , and V_4 : $V_1 \cdot V_4$ supply power for driving LCD (figure 1).

Control signals

CL1: The LSI latches data at the negative edge of CL1 when the LSI is used as a column driver. Fix to GND when the LSI is used as a row driver.

CL2: The LSI latches display data at the negative edge of CL2 when the LSI is used as a column driver, and shifts line select data at the negative edge when it is used as a row driver.

M: M changes LCD drive outputs to AC.

 D_0 - D_3 : D_0 - D_3 input display data for the column driver (table 2).

Table 1 Pin Function

| Symbol | Pin No. | Pin Name | 1/0 |
|--------------------------------|--------------|------------------------------|----------|
| V _{CC} | 49 | V _{CC} | |
| GND | 37 | Ground | |
| V _{LCD} | 31, 36 | VLCD | |
| V ₁ | 32 | LCD voltage 1 | |
| V ₂ | 33 | V ₂ LCD voltage 2 | <u>_</u> |
| V ₃ | 34 | V ₃ LCD voltage 3 | <u>.</u> |
| V ₄ | 35 | V ₄ LCD voltage 4 | <u> </u> |
| CL1 | 38 | Clock 1 | <u> </u> |
| CL2 | 40 | Clock 2 | |
| М | 42 | М | <u> </u> |
| D ₀ -D ₃ | 46-43 | Data 0 to data 3 | <u> </u> |
| SHL | 39 | Shift left | <u>'</u> |
| Ē | 47 | Enable | |
| CAR | 48 | Carry | 0 |
| CH1 | 41 | Channel 1 | |
| Y1-Y80 | 30-1, 100-51 | Drive outputs 1-80 | 0 |
| NC | 50 | No connection | |




Figure 1 Power Supply for Driving LCD

Table 2 Relation between Display Data and LCD State

| LCD Outputs | LCD | |
|-------------------|----------------|--|
| Selected level | On | |
| Nonselected level | Off | |
| | Selected level | |

SHL: SHL controls the shift direction of display data and line select data (figure 2, table 3).

 \overline{E} : \overline{E} inputs the enable signal when the LSI is used as a column driver (CH1 = V_{CC}). The LSI is disabled when \overline{E} is high and enabled when low. \overline{E} inputs scan data when the LSI is used as a row driver (CH1 = GND). When HD66106Fs are connected in cascade, \overline{E} connects with \overline{CAR} of the preceding LSI.

CAR: CAR outputs the enable signal when the

LSI is used as a column driver (CH1 = V_{CC}). \overline{CAR} outputs scan data when the LSI is used as a row driver (CH1 = GND). When HD66106Fs are connected in cascade, \overline{CAR} connects with \overline{E} of the next LSI.

CH1: CH1 selects the driver function. The chip drives columns when CH1 = V_{CC} , and rows when CH1 = GND.

 Y_1-Y_{80} : Each Y outputs one of the four voltage levels— V_1 , V_2 , V_3 , or V_4 —according to the combination of M and display data (figure 3).

NC: NC is not used. Do not connect any wire.

Table 3 Relation between SHL and Scan Direction of Selected Line (When LSI is Used as a Row Driver)

| SHL | | | | | Scan Direction of Selected Line |
|-----|---|------------|------|--------|--|
| Vcc | Ē | → 1 | → 2 | → 3 | $Y_1 \rightarrow Y_2 \rightarrow Y_3 \cdots Y_{80}$ |
| GND | Ē | → 80 | → 79 | → 78 1 | $Y_{80} \rightarrow Y_{79} \rightarrow Y_{78} \rightarrow Y_{1}$ |




Figure 2 Relation between SHL and Data Output (When LSI is Used as a Column Driver)




Figure 3 Selection of LCD Drive Output Level

Internal Block Diagram

LCD Drive Circuits

The HD66106F (figure 4) begins latching data when \overline{E} goes low, which enables the data latching operation. It latches 4 bits of data simultaneously at the fall of CL2 and stops automatically (= standby state) when it has latched 80 bits.

Latch Circuit 2

When the LSI is used as a column driver, latch circuit 2 functions as an 80-bit latch circuit. It latches the data sent from latch circuit 1 at the fall of CL1 and transfers its outputs to the LCD drive circuits.

When the LSI is used as a row driver, this circuit functions as an 80-bit bidirectional shift register. The data sent from the \overline{E} pin shifts at the fall of CL2. When SHL = V_{CC} , the data shifts from bit 1 to bit 80 in order of entry. When SHL = GND, the data shifts from bit 80 to bit 1.

Latch Circuit 1

Latch circuit 1 is composed of twenty 4-bit parallel data latches. It latches the display data $D_0 \cdot D_3$ at the fall of CL2 when the LSI is used as a column driver. The signals sent from the selector determine which 4-bit latch should latch the data.

Selector

The selector is composed of a 5-bit up and down counter and a decoder. When the LSI is used as a column driver, it generates the latch signal to be sent to latch circuit 1, incrementing the counter at the negative edge of CL2.

Controller

The controller operates when the LSI is used as a column driver. It stops data latching when twenty pulses of CL2 have been input (= power-down function) and automatically generates the chip enable signal announcing the start of data latching into the next LSI.




Figure 4 Block Diagram

Functional Description

When Used as a Column Driver

The HD66106F begins latching data when \overline{E} goes low, which enables the data latching operation. It latches 4 bits of data simultaneously at the fall of CL2 and stops automatically (= standby state) when it has latched 80 bits.

Data outputs change at the fall of CL1. Latched data d_1 is transferred to the output pin Y_1 and d_{80} to Y_{80} when SHL = GND. Conversely, d_{80} is transferred to Y_1 and d_1 to Y_{80} when SHL = V_{CC} . The output level is selected out of V_1 - V_4 according to the combination of display data and the alternating signal M (figure 5).




Figure 5 Column Driver Timing Chart HITACHI

When Used as a Row Driver

The HD66106F shifts the line scan data sent from the pin \overline{E} in order at the fall of CL2. When SHL = V_{CC} , data is shifted from Y_1 to Y_{80} and Y_{80} to Y_1 when SHL = GND.

In both cases, the data delayed for 80 bits by the shift register is output from the CAR pin to become the line scan data for the next LSI (figure 6).




Figure 6 Row Driver Timing Chart

LCD Power Supply

This section explains the range of power supply voltage for driving LCD. V_1 and V_3 voltages should be near V_{LCD} , and V_2 and V_4 should be

near GND (figure 7). Each voltage must be within $\Delta V.~\Delta V$ determines the range within which R_{ON} , impedance of driver's output, is stable. Note that ΔV depends on power supply voltage $V_{LCD}\text{-}GND$ (figure 8).




Figure 7 Driver's Output Waveform and Each Level of Voltage




Figure 8 Power Supply Voltage $V_{LCD}\text{-}GND$ and ΔV

Application Example

Application Diagram

of 640×400 dots driven by HD66106Fs.

Figure 9 shows an example of an LCD panel




Figure 9 Application Example

HITACHI

Timing waveform example

Figures 10 and 11 show the timing waveforms of the application example shown in figure 9.




Figure 10 Timing Waveform for Column Drivers (LSI 6-LSI 13)

HITACHI




Figure 11 Timing Waveform for Row Drivers (LSI 1-LSI 5)

HITACHI

Absolute Maximum Ratings

| | item | Symbol | Rating | Unit | Notes |
|---------------------------|--------------------|------------------|--------------------------------|------|-------|
| Supply | Logic circuits | Vcc | -0.3 to +7.0 | V | 1 |
| Supply Voltage | LCD drive circuits | VLCD | -0.3 to +38 | V | 1 |
| Input volta | ge (Logic) | V _{T1} | -0.3 to V _{CC} + 0.3 | ٧ | 1, 2 |
| Input voltage (LCD drive) | | V _{T2} | -0.3 to V _{LCD} + 0.3 | ٧ | 1,3 |
| Operation temperature | | Topr | -20 to +75 | °C | |
| Storage temperature | | T _{stg} | -55 to +125 | °C | |

ability.

Electrical Characteristics

DC Characteristics (V_{CC} = 5 V ± 10 %, V_{LCD} = 14 V to 37 V, T_a = -20°C to 75°C unless otherwise noted)


| Item | Symbol | Pin | Min | Тур | Max | Unit | Test Condition | Notes |
|---------------------------|-------------------|---|---------------------|------|-----------------------|------|--|-------------|
| Input high voltage | V _{IH} | CL1, CL2, M, SHL | , 0.8 x V | cc — | Vcc | ٧ | | |
| Input low voltage | ٧١٢ | D ₀ -D ₃ , E, CH1 | 0 | | 0.2 x V _{CC} | V | | |
| Output high voltage | Voн | CAR | V _{CC} - 0 | .4- | | V | I _{OH} = -0.4 mA | |
| Output low voltage | VOL | _ | _ | _ | 0.4 | v | I _{OL} = 0.4 mA | |
| Vi-Yj on resistance | RON | Y1-Y80, V1-V4 | _ | | 3.0 | kΩ | I _{ON} = 100 μA | 4 |
| | | CL1, CL2, M, SHL | <i>,</i> –5.0 | _ | 5.0 | μA | V _{IN} = V _{CC} to GND | |
| | | $D_0-D_3, \overline{E}, CH1$ | | | | | W .CC | |
| input leakage current (2) | I _{IL2} | V ₁ -V ₄ | 50.0 | _ | 50.0 | μА | V _{IN} = V _{LCD} to GND | |
| Current consumption (1) | I _{CC1} | | | _ | 3.0 | mA | f _{CL2} = 6 MHz, | |
| (2) | LCD1 | | _ | _ | 0.5 | mA | f _{CL1} = 28 kHz | 1 |
| | I _{ST} | | _ | - | 0.2 | mA | At the standby state $f_{CL2} = 6$ MHz, $f_{CL1} = 28$ kHz | 2 |
| (4) | I _{CC2} | | _ | _ | 0.2 | mA | f _{CL1} = 28 kHz, | 1 |
| (5) | I _{LCD2} | | _ | _ | 0.1 | mA | f _m = 35 Hz | 3 |

Notes: 1. Input and output current is excluded. When the input is at the intermediate level in CMOS, excessive current flows from the power supply through the input circuit. V_{IH} and V_{IL} must be fixed at V_{CC} and GND respectively to avoid it.

- 2. Applies when the LSI is used as a column driver.
- 3. Applies when the LSI is used as a row driver.
- Indicates the resistance between Y pin and V pin (one of V₁, V₂, V₃, and V₄) when it supplies load current to one of Y₁--Y₈₀ pins.

Conditions:
$$V_{LCD} - GND = 37 \text{ V}$$

 $V_1, V_3 = V_{LCD} - 2/20 \text{ (V}_{LCD} - GND)$
 $V_2, V_4 = GND + 2/20 \text{ (V}_{LCD} - GND)$



AC Characteristics (V_{CC} = 5 V ± 10 %, V_{LCD} = 14 V to 37 V, Ta = -20° C to +75°C unless otherwise noted)


Column Driver

| İtem | Symbol | Pin | Min | Тур | Max | Unit | Notes |
|------------------------|-------------------|--------------------------------|-----|-----|-----|------|-------|
| Clock cycle time | t _{cyc} | CL2 | 166 | - | _ | ns | |
| Clock high level width | t _{CWH} | CL2 | 50 | | _ | ns | |
| Clock low level width | ^t CWL | CL2 | 50 | _ | - | ns | |
| Clock setup time | t _{SCL} | CL2 | 200 | - | | ns | |
| Clock hold time | tHCL | CL2 | 200 | | _ | n\$ | |
| Clock rise/fall time | t _{ct} | CL1, CL2 | | _ | 30 | ns | |
| Data setup time | tosu | D ₀ -D ₃ | 30 | | - | ns | |
| Data hold time | t _{DH} | D ₀ -D ₃ | 30 | _ | | ns | |
| E setup time | [†] ESU | Ē | 50 | _ | | ns | |
| Output delay time | ^t DCAR | CAR | | | 80 | ns | 1 |
| M phase difference | [†] CM | M, CL1 | _ | _ | 300 | ns | |

Row Driver

| Item | Symbol | Pin | Min | Тур | Max | Unit | Notes |
|------------------------|------------------|-----|-----|-----|-----|------|-------|
| Clock low level width | t _{WL1} | CL2 | 5 | _ | _ | μs | |
| Clock high level width | twH1 | CL2 | 125 | _ | _ | ns | |
| Data setup time | t _{DS} | Ē | 100 | _ | _ | ns | |
| Data hold time | ^t DH | Ē | 30 | _ | _ | ns | |
| Data output delay time | t _{DD} | CAR | _ | _ | 3 | μs | 1 |
| Data output hold time | tohw | CAR | 30 | _ | _ | ns | 1 |
| Clock rise/fall time | t _{ct} | CL2 | | _ | 30 | ns | |

Note: 1. Values when the following load circuit is connected:



Column Driver




Figure 12 Controller Interface of Column Driver

Row Driver




Figure 13 Controller Interface of Row Driver