HD6803, HD6803-1

MPU (Micro Processing Unit)


The HD6803 MPU is an 8-bit micro processing unit which is compatible with the HMCS6800 family of parts. The HD6803 MPU is object code compatible with the HD6800 with improved execution times of key instructions plus several new 16-bit and 8-bit instruction including an 8 × 8 unsigned multiply with 16-bit result. The HD6803 MPU can be expanded to 65k bytes. The HD6803 MPU is TTL compatible and requires one +0.5 volt power supply. The HD6803 MPU has 128 bytes of RAM, Serial Communications Interface (S.C.I.), and parallel I/O as well as a three function 16-bit timer. Features and Block Diagram of the HD6803 include the following:


FEATURES

- Expanded HMCS6800 Instruction Set
- 8 x 8 Multiply
- On-Chip Serial Communications Interface (S.C.1.)
- Object Code Compatible with The HD6800 MPU
- 16-Bit Timer
- Expandable to 65k Bytes
- Multiplexed Address and Data
- 128 Bytes of RAM (64 Bytes Retainable On Power Down)
- 13 Parallel I/O Lines
- Internal Clock/Divided-By-Four
- TTL Compatible Inputs and Outputs
- Interrupt Capability
- Compatible with MC6803 and MC6803-1


BLOCK DIAGRAM

340





- PIN ARRANGEMENT



TYPE OF	PRODUCTS
Type No.	Bus Timing
HD6803	1.0MHz
HD6803-1	1.25MHz

OHITACHI

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	V _{CC} *	-0.3 ~ +7.0	V
Input Voltage	V _{in} *	-0.3 ~ +7.0	V
Operating Temperature	Topr	0 ~+70	°c
Storage Temperature	Tem	- 55 ~ +150	°C

With respect to VSS (SYSTEM GND)

[NOTE] Permanent LSI damage may occur if maximum ratings are exceeded. Normal operation should be under recommended operating conditions. If these conditions are exceeded, it could affect reliability of LSI.

• ELECTRICAL CHARACTERISTICS

• DC CHARACTERISTICS (V_{CC} =5.0V±5%, V_{SS} = 0V, T_a = 0~+70°C, unless otherwise noted.)

Iter	n	Symbol	Test Condition	min	typ	max	Unit
	RES			4.0	_	Vcc	V
Input "High" Voltage	Other Inputs*	V _{IH}	ļ	2.0		Vcc	
Input "Low" Voltage	All Inputs*	VIL		-0.3	_	8.0	V
Input Load Current	EXTAL	I _{in}	V _{in} = 0 ~ V _{CC}	- [_	0.8	mA
Input Leakage Current	NMI, IRQ,, RES	lin	V _{in} = 0 ~ 5.25V		_	2.5	μΑ
Three State (Offset)	P10~P17, D0/A0~ D7/A7		25 - 244	_	-	10	μΑ
Leakage Current	P ₂₀ ~ P ₂₄	_{TSI} i	V _{in} = 0.5 ~ 2.4V	-	_	100	μ
	$D_0/A_0 \sim D_7/A_7$		I _{LOAD} = -205 μA	2.4	-	_	
Output "High" Voltage	Aa ~ A15, E, R/W, AS	VoH	I _{LOAD} = -145 μA	2.4	_		V
	Other Outputs	-	I _{LOAD} = -100 μA	2.4	-		
Output "Low" Voltage	All Outputs	Vol	I _{LOAD} = 1.6 mA	-	-	0.5	٧
Darlington Drive Current	P ₁₀ ~ P ₁₇	-lon	V _{out} = 1.5V	1.0	_	10.0	mA
Power Dissipation		PD		-	_	1200	mW
	$D_0/A_0 \sim D_7/A_7$	_	V _{in} = 0V, Ta = 25°C,	- 1		12.5	ρF
Input Capacitance	Other Inputs	C _{in}	f = 1.0 MHz	- 1	_	10.0	рг
	Powerdown	VSBB		4.0	_	5.25	V
V _{CC} Standby	Operating	V _{SB}		4.75	_	5.25	
Standby Current	Powerdown	ISBB	V _{SBB} = 4.0V	- 1		8.0	mA

^{*}Except Mode Programming Levels.



• AC CHARACTERISTICS BUS TIMING (V_{CC} = $5.0V \pm 5\%$, V_{SS} = 0V, Ta = $0 \sim +70^{\circ}$ C, unless otherwise noted.)

	item	Symbol	Test Condi-	L	HD680	3	HD6803-1			l
		3711001	tion	min	typ	max	min	typ	max	Uni
Cycle Time		t _{cyc}		1	_	10	0.8	_	10	μs
Address Strobe Pul	se Width "High" *	PWASH	1	200	_	_	150			ns
Address Strobe Ris	e Time	t _{ASr}	1	5	_	50	5		50	ns
Address Strobe Fal	l Time	tast	1	5	-	50	5		50	ns
Address Strobe De	lay Time *	tASD	1	60			30		_	ns
Enable Rise Time		ter	1	5	-	50	5		50	ns
Enable Fall Time		ter	1	5	_	50	5		50	ns
Enable Pulse Width "High" Time *		PWEH		450	_	_	340	_		ns
Enable Pulse Width "Low" Time *		PWEL		450			350	_	_	ns
Address Strobe to Enable Delay Time *		TASED	Fig. 1	60	_	_	30			ns
Address Delay Tim	e	t _{AD}	1	_		260			260	ns
Address Delay Tim	e for Latch *	TADL		_	_	270	_		260	ns
Data Set-up Write 1	Time	tosw		225	_	_	115			ns
Data Set-up Read 7	ime	tosa	1	80		_	70		_	ns
Data Hold Time	Read	tHR		10		_	10	_		
Deta Note Time	Write	thw		20	_		20	_		ns
Address Set-up Tim	e for Latch *	tasi		60		_	50			ns
Address Hold Time	for Latch	tAHL		20	_	_	20	_		ns
Address Hold Time		t _{AH}		20	_		20	_ 1		ns
Peripheral Read Ac	cess Time (Multiplexed Bus)*	(tACCM)		_	_	(600)	_	_	(420)	ns
Oscillator stabilizat	ion Time	tac	Fig. 8	100		-	100			ms
Processor Control S	et-up Time	tecs	Fig. 7,8	200	_	_	200		_	ns

^{*}These timings change in approximate proportion to t_{Cyc} . The figures in this characteristics represent those when t_{Cyc} is minimum (= in the highest speed operation).

PERIPHERAL PORT TIMING (V_{CC} = 5.0V \pm 5%, V_{SS} = 0V, Ta = 0 \sim +70°C, unless otherwise noted.)

item		Symbol	Test Condition	min	typ	max	Unit
Peripheral Data Setup Time	Port 1, 2	tensu	Fig. 2	200	_	_	ns
Peripheral Data Hold Time	Port 1, 2	t _{PDH}	Fig. 2	200		<u> </u>	ns
Delay Time, Enable Negative Transition to Peripheral Data Valid		t _{PWD}	Fig. 3	_	-	400	ns

^{*} Except P21

TIMER, SCI TIMING (V_{CC} = 5.0V \pm 5%, V_{SS} = 0V, Ta = 0 \sim +70°C, unless otherwise noted.)

ltem	Symbol	Test Condition	min	typ	max	Unit
Timer Input Pulse Width	tpwT		2t _{cyc} +200	_		ns
Delay Time, Enable Positive Transition to Timer Out	trop	Fig. 4	_	-	600	ns
SCI Input Clock Cycle	t _{Scyc}		1	-		t _{cyc}
SCI Input Clock Pulse Width	†PWSCK		0.4	_	0.6	t _{Scyc}

MODE PROGRAMMING (V_{CC} = 5.0V \pm 5%, V_{SS} = 0V, Ta = 0 \sim +70°C, unless otherwise noted.)

item		Symbol	Test Condition	min	typ	max	Unit
Mode Programming Inp		VMPL			T -	1.7	V
Mode Programming Inp		VMPH	1	4.0	_	-	V
RES "Low" Pulse Widt		PWRSTL	Fig. 5	3.0	T -		tcyc
Mode Programming Set		IMPS	1	2.0	T -	-	teye
Mode Programming	RES Rise Time ≥ 1µs		1	0	-		ns
Hold Time	RES Rise Time < 1 µs	^T MPH		100			






Figure 1 Expanded Multiplexed Bus Timing

@HITACHI

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

344








Figure 6 Bus Timing Test Load




Figure 8 Reset Timing

. SIGNAL DESCRIPTIONS

Not Valid

Vcc and Vss

These two pins are used to supply power and ground to the chip. The voltage supplied will be +5 volts $\pm 5\%$.

XTAL and EXTAL

These connections are for a parallel resonant fundamental crystal, AT cut. Devide-by-4 circuitry is included with the internal clock, so a 4 MHz crystal may be used to run the system at 1 MHz. The devide-by-4 circuitry allows for use of the inexpensive 3.58 MHz Color TV crystal for non-time critical applications. Two 22pF capacitors are needed from the two crystal pins to ground to insure reliable operation. An example of the crystal interface is shown in Fig. 9. EXTAL may be driven by an external TTL compatible source with a 45% to 55% duty cycle. It will devided by 4 any frequency less than or equal to 5 MHz. XTAL must be grounded if an external clock is used.

Nominal Crystal Parameter




Figure 9 Crystal Interface

V_{CC} Standby

This pin will supply +5 volts $\pm 5\%$ to the standby RAM on the chip. The first 64 bytes of RAM will be maintained in the power down mode with 8 mA current max. The circuit of figure 13 can be utilized to assure that V_{CC} Standby does not go below V_{SBB} during power down.

To retain information in the RAM during power down the following procedure is necessary:

- Write "0" into the RAM enable bit, RAME. RAME is bit 6 of the RAM Control Register at location \$0014. This disables the standby RAM, thereby protecting it at power down.
- 2) Keep V_{CC} Standby greater than V_{SBB}.




Figure 10 Battery Backup for V_{CC} Standby

• Reset (RES)

This input is used to reset and start the MPU from a power down condition, resulting from a power failure or an initial startup of the processor. On power up, the reset must be held "Low" for at least 100 ms. When reset during operation, RES must be held "Low" at least 3 clock cycles.

When a "High" level is detected, the CPU does the following;

- 1) All the higher order address lines will be forced "High".
- I/O Port 2 bits, 2, 1, and 0 are latched into programmed control bits PC2, PC1 and PC0.
- The last two (\$FFFE, \$FFFF) locations in memory will be used to load the program addressed by the program counter.
- The interrupt mask bit is set. Clear before the CPU can recognize maskable interrupts.

Enable (E)

This supplies the external clock for the rest of the system when the internal oscillator is used. It is a single phase, TTL compatible clock, and will be the divide-by-4 result of the crystal oscillator frequency. It will drive one TTL load and 90 pF capacitance.

Non-Maskable Interrupt (NMI)

When the falling edge of the input signal is detected at this pin, the CPU begins non-maskable interrupt sequence internally. As with interrupt Request signal, the processor will complete the current instruction that is being executed before it recognizes the NMI signal. The interrupt mask bit in the Condition Code Register has no effect on NMI.

In response to an NMI interrupt, the Index Register, Program Counter, Accumulators, and Condition Code Register are stored on the stack. At the end of the sequence, a 16-bit address will be loaded that points to a vectoring address located in memory locations SFFFC and SFFFD. An address loaded at these locations causes the CPU to branch to a non-maskable interrupt service routine in memory.

A 3.3 k Ω external resistor to V_{CC} should be used for wire-OR and optimum control of interrupts.

Inputs IRQ₁ and NMI are hardware interrupt lines that are sampled during E and will start the interrupt routine on the

E following the completion of an instruction.

● Interrupt Request (IRQ;)

This level sensitive input requests that an interrupt sequence be generated within the machine. The processor will complete the current instruction before it recognizes the request. At that time, if the interrupt mask bit in the Condition Code Register is not set, the machine will begin an interrupt sequence. The Index Register, Program Counter, Accumulators, and Condition Code Register are stored on the stack. Next the CPU will respond to the interrupt request by setting the interrupt mask bit "High" so that no further maskable interrupts may occur. At the end of the cycle, a 16-bit address will be loaded that points to a vectoring address which is located in memory locations \$FFF8 and \$FFF9. An address loaded at these locations causes the CPU to branch to an interrupt routine in memory.

The $\overline{IRQ_1}$ requires a 3.3 k Ω external resistor to V_{CC} which should be used for wire-OR and optimum control of interrupts. Internal Interrupts will use an internal interrupt line ($\overline{IRQ_2}$). This interrupt will operate the same as $\overline{IRQ_1}$ except that it will use the vector address of \$FFF0 through \$FFF7. $\overline{IRQ_1}$ will have priority to $\overline{IRQ_2}$ if both occur at the same time. The Interrupt Mask Bit in the condition code register masks both interrupts (See Table 1).

Table 1 Interrupt Vector Location

Highest Priority

Vector		Interrupt	
MSB	LSB	interrupt	
FFFE	FFFF	AES	
FFFC	FFFD	NMI	
FFFA	FFFB	Software Interrupt (SWI)	
FFF8	FFF9	IRΩ ₁	
FFF6	FFF7	ICF (Input Capture)	
FFF4	FFF5	OCF (Output Compare)	
FFF2	FFF3	TOF (Timer Overflow)	
FFFO	FFF1	SCI (RDRF + ORFE + TDRE)	

Lowest Priority

This TTL compatible output signals the peripherals and memory devices whether the CPU is in a Read ("High") or a Write ("Low") state. The normal standby state of this signal is Read ("High"). This output can drive one TTL load and 90pF capacitance.

Address Strobe (AS)

Read/Write (R/W)

In the expanded multiplexed mode of operation, address strobe is output on this pin. This signal is used to latch the 8 LSB's of address which are multiplexed with data on D_0/A_0 to D_7/A_7 . An 8-bit latch is utilized in conjunction with Address Strobe, as shown in figure 11. So D_0/A_0 to D_7/A_7 can become data bus during the E pulse. The timing for this signal is shown in Figure 1 of Bus Timing. This signal is also used to disable the address from the multiplexed bus allowing a deselect time, tASD before the data is enabled to the bus.

PORTS

There are two I/O ports on the HD6803 MPU; one 8-bit port and one 5-bit port. Each port has an associated write

OHITACHI

346 Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

347

only Data Direction Register which allows each I/O line to be programmed to act as an input or an output*. A "1" in the corresponding Data Direction Register bit will cause that I/O line to be an output. A "0" in the corresponding Data Direction Register bit will cause that I/O line to be an input. There are two ports: Port 1, Port 2. Their addresses and the addresses of their Data Direction registers are given in Table 2.

 The only exception is bit 1 of Port 2, which can either be data input or Timer output.

Table 2 Port and Data Direction Register Addresses

Ports	Port Address	Data Direction Register Address
I/O Port 1	\$0002	\$0000
I/O Port 2	\$0003	\$0001

I/O Port 1

This is an 8-bit port whose individual bits may be defined as inputs or outputs by the corresponding bit in its data direction register. The 8 output buffers have three-state capability, allowing them to enter a high impedance state when the peripheral data lines are used as inputs. In order to be read properly, the voltage on the input lines must be greater than 2.0 V for a logic "1" and less than 0.8 V for a logic "0". As outputs, these lines are TTL compatible and may also be used as a source of up to 1 mA at 1.5 V to directly drive a Darlington base. After reset, the I/O lines are configured as inputs.

1/O Port 2

This port has five lines that may be defined as inputs or outputs by its data direction register. The 5 output buffers have three-state capability, allowing them to enter a high impedance

voltage on the input lines must be greater than 2.0 V for a logic "1" and less than 0.8 V for a logic "0". As outputs, this port has no internal pullup resistors but will drive TTL inputs directly. For driving CMOS inputs, external pullup resistors are required. After reset, the I/O lines are configured as inputs. Three pins on Port 2 (pin 8, 9 and 10 of the chip) are requested to set following values (Table 3) during reset. The values of above three pins during reset are latched into the three MSBs (Bit 5, 6 and 7) of Port 2 which are read only. Port 2 can be configured as I/O and provides access to the only pin restricted to data input or Timer output.

state when used as an input. In order to be read properly, the

Serial Communications Interface and the Timer. Bit 1 is the

Table 3 The Values of three pins

Pin Number	Value
8	L
9	н
10	L

[NOTES] L; Logical "0" H; Logical "1"

BUS

Data/Address Lines (Do/Ao ~ D₁/A₁)


Since the data bus is multiplexed with the lower order address bus in Data/Address, latches are required to latch those address bits. The 74LS373 Transparent Octal D-type latch can be used with the HD6803 to latch the least significant address byte. Figure 11 shows how to connect the latch to the HD6803. The output control to the 74LS373 may be connected to ground.

Address Lines (As ~ A15)

Each line is TTL compatible and can drive one TTL load and 90 pF. After reset, these pins become output for upper order address lines (As to A15).

■ INTERRUPT FLOWCHART

The Interrupt flowchart is depicted in Figure 16 and is common to every interrupt excluding reset.



Address: A_o~

Function Table

Output	En	Output	
Control	G	D	l a
L	н	н	н
L	н	L	l L
L	L	×	Q,
н	×	×	z

Figure 11 Latch Connection

OHITACHI


MEMORY MAP

The MPU can provide up to 65k byte address space. A memory map is shown in Figure 12. The first 32 locations are reserved for the MPU's internal register area, as shown in Table 4 with exceptions as indicated.

Table 4 Internal Register Area

Register	Address
Port 1 Data Direction Register**	00
Port 2 Data Direction Register**	01
Port 1 Data Register	-02
Port 2 Data Register	03
Not Used	04*
Not Used	05*
Not Used	06*
Not Used	07*
Timer Control and Status Register	08
Counter (High Byte)	09
Counter (Low Byte)	OA.
Output Compare Register (High Byte)	OB
Output Compare Register (Low Byte)	ос
Input Capture Register (High Byte)	OD
Input Capture Register (Low Byte)	0E
Not Used	OF*
Rate and Mode Control Register	10
Transmit/Receive Control and Status Register	11
Receive Data Register	12
Transmit Data Register	13
RAM Control Register	14
Reserved	15-1F

- External Address
- ** 1; Output, 0; Input



(NOTE)

Excludes the following addresses which may be used externally: \$04, \$05, \$06, \$07, and \$0F.

Figure 12 HD6803 Memory Map

■ PROGRAMMABLE TIMER

The HD6803 contains an on-chip 16-bit programmable timer which may be used to measure an input waveform while independently generating an output waveform. Pulse widths for both input and output signals may vary from a few microseconds to many seconds. The timer hardware consists of

- · an 8-bit control and status register,
- · a 16-bit free running counter,
- a 16-bit output compare register,
- · a 16-bit input capture register

A block diagram of the timer registers is shown in Figure 13.

Free Running Counter (\$0009:\$000A)

The key element in the programmable timer is a 16-bit free running counter which is driven to increasing values by E (Enable). The counter value may be read by the CPU software at any time. The counter is cleared to zero by reset and may be considered a read-only register with one exception. Any CPU write to the counter's address (\$09) will always result in preset value of \$FFF8 being loaded into the counter regardless of the value involved in the write. This preset figure is intended for testing operation of the part, but may be of value in some applications.

Output Compare Register (\$000B:\$000C)

The Output Compare Register is a 16-bit read/write register which is used to control an output waveform. The contents of this register are constantly compared with the current value of the free running counter. When a match is found, a flag is set (OCF) in the Timer Control and Status Register (TCSR) and the current value of the Output Level bit (OLVL) in the TCSR is clocked to the Output Level Register. Providing the Data Direction Register for Port 2, Bit 1 contains a "1" (Output), the output level register value will appear on the pin for Port 2 Bit 1. The values in the Output Compare Register and Output Level bit may then be changed to control the output level on the next compare value. The Output Compare Register is set to \$FFFF during reset. The Compare function is inhibited for one cycle following a write to the high byte of the Output Compare Register to insure a valid 16-bit value is in the register before a compare is made.

• Input Capture Register (\$000D:\$000E)

The Input Capture Register is a 16-bit read-only register used to store the current value of the free running counter when the proper transition of an external input signal occurs. The input transition change required to trigger the counter transfer is controlled by the input Edge bit (IEDG) in the TCSR. The Data Direction Register bit for Port 2 Bit 0, should be clear (zero) in order to gate in the external input signal to the edge detect unit in the timer.

The input pulse width must be at least two E-cycles to ensure an input capture under all conditions.

 With Port 2 Bit 0 configured as an output and set to "1", the external input will still be seen by the edge detect unit.

349




Figure 13 Block Diagram of Programmable Timer

Timer Control and Status Register

7	6	5	4	3	2	1	0	1
ICF	OCF	TOF	EICI	EOCI	ETOI	IEDG	OLVL	\$0008

Timer Control and Status Register (TCSR) (\$0008)

The Timer Control and Status Register consists of an 8-bit register of which all 8 bits are readable but only the low order 5 bits may be written. The upper three bits contain read-only timer status information and indicate the followings:

- a proper transition has taken place on the input pin with a subsequent transfer of the current counter value to the input capture register.
- a match has been found between the value in the free running counter and the output compare register, and when \$0000 is in the free running counter.

Each of the flags may be enabled onto the HD6803 internal bus (IRQ2) with an individual Enable bit in the TCSR. If the I-bit in the HD6803 Condition Code register has been cleared, a prior vectored interrupt will occur corresponding to the flag bit(s) set. A description for each bit follows:

- Bit 0 OLVL Output Level This value is clocked to the output level register on a successful output compare. If the DDR for Port 2 bit 1 is set, the value will appear on the output pin.
- Bit 1 IEDG Input Edge This bit controls which transition of an input will trigger a transfer of the counter to the input capture register. The DDR for Port 2 Bit 0 must be clear for this function to operate. IEDG = 0 Transfer takes place on a negative edge ("High" to "Low" transition).

 IEDG = 1 Transfer takes place on a positive edge

("Low"-to-"High" transition).

- Bit 2 ETOI Enable Timer Overflow Interrupt When set, this bit enables IRQ₂ to occur on the internal bus for a TOF interrupt; when clear the interrupt is inhibited.
- Bit 3 EOC1 Enable Output Compare Interrupt When set, this bit enables IRQ₂ to appear on the internal bus for an output compare interrupt; when clear the interrupt is inhibited.
- Bit 4 EICI Enable input Capture Interrupt When set, this bit enables IRQ2 to occur on the internal bus for an input capture interrupt; when clear the interrupt is inhibited.
- Bit 5 TOF Timer Overflow Flag This read-only bit is set when the counter contains \$FFFF. It is cleared by a read of the TCSR (with TOF set) followed by an CPU read of the Counter (\$09).
- Bit 6 OCF Output Compare Flag This read-only bit is set when a match is found between the output compare register and the free running counter. It is cleared by a read of the TCSR (with OCF set) followed by an CPU write to the output compare register (SOB or SOC).
- Bit 7 ICF Input Capture Flag This read-only status bit is set by a proper transition on the input; it is cleared by a read of the TCSR (with ICF set) followed by an CPU read of the Input Capture Register (\$0D).

(1) HITACHI

SERIAL COMMUNICATIONS INTERFACE

The HD6803 contains a full-duplex asynchronous serial communications interface (SCI) on chip. The controller comprises a transmitter and a receiver which operate independently or each other but in the same data format and at the same data rate. Both transmitter and receiver communicate with the CPU via the data bus and with the outside world via pins 2, 3, and 4 of Port 2. The hardware, software, and registers are explained in the following paragraphs.

Wake-Up Feature

In a typical multi-processor application, the software protocol will usually contain a destination address in the initial byte(s) of the message. In order to permit non-selected MPU's to ignore the remainder of the message, a wake-up feature is included whereby all further interrupt processing may be optionally inhibited until the beginning of the next message. When the next message appears, the hardware re-enables (or "wakes-up") for the next message. The "wake-up" is automatically triggered by a string of ten consecutive 1's which indicates an idle transmit line. The software protocol must provide for the short idle period between any two consecutive messages.

Programmable Options

The following features of the HD6803 serial I/O section are programmable:

- · format standard mark/space (NRZ)
- · Clock external or internal
- baud rate one of 4 per given CPU φ₂ clock frequency or external clock ×8 input
- · wake-up feature enabled or disabled
- Interrupt requests enabled or masked individually for transmitter and receiver data registers
- clock output internal clock enabled or disabled to Port 2 (Bit 2)
- Port 2 (bits 3 and 4) dedicated or not dedicated to serial I/O individually for transmitter and receiver.

Serial Communications Hardware

The serial communications hardware is controlled by 4 registers as shown in Figure 14. The registers include:

- · an 8-bit control and status register
- a 4-bit rate and mode control register (write only)
- · an 8-bit read only receive data register and
- an 8-bit write only transmit data register.

In addition to the four registers, the serial I/O section utilizes bit 3 (serial input) and bit 4 (serial output) of Port 2. Bit 2 of Port 2 is utilized if the internal-clock-out or external-clock-in options are selected.

Transmit/Receive Control and Status (TRCS) Register

The TRCS register consists of an 8-bit register of which all 8 bits may be read while only bits 0~4 may be written. The register is initialized to \$20 by reset. The bits in the TRCS register are defined as follows:




Figure 14 Serial I/O Registers


- Bit 0 WU "Wake-up" on Next Message set by HD6803 software and cleared by hardware on receipt of ten consecutive 1's or reset of RE flag. It should be noted that RE flag should be set in advance of CPU set of WU flag.
- Bit I TE

 Transmit Enable set by HD6803 to produce preamble of nine consecutive 1's and to enable gating of transmitter output to Port 2, bit 4 regardless of the DDR value corresponding to this bit; when clear, serial I/O has no effect on Port 2 bit 4.

TE set should be after at least one bit time of data transmit rate from the set-up of transmit data rate and mode.

- Bit 2 TIE Transmit Interrupt Enable when set, will permit an $\overline{IRQ_2}$ interrupt to occur when bit 5 (TDRE) is set; when clear, the TDRE value is masked from the bus
- Bit 3 RE Receiver Enable when set, gates Port 2 bit 3 to input of receiver regardless of DDR value for this bit: when clear, serial I/O has no effect on Port 2 bit 3
- Bit 4 RIE Receiver Interrupt Enable when set, will permit an IRQ2 interrupt to occur when bit 7 (RDRF) or bit 6 (ORFE) is set; when clear, the interrupt is masked.

Transmit/Receive Control and Status Register



(1) HITACHI

Bit 5 TORE Transmit Data Register Empty - set by hardware when a transfer is made from the transmit data register to the output shift register. The TDRE bit is cleared by reading the status register, then writing a new byte into the transmit data register, TDRE is initialized to 1 by reset.

Bit 6 ORFE Over-Run-Framing Error - set by hardware when an overrun or framing error occurs (receive only).

Rate and Mode Control Register

7	6	5	4	3	2	1	0
×	х	×	×	CC1	CCO	SS1	SSO
			ΔD	ne so	010		

An overrun is defined as a new byte received with last byte still in Data Register/Buffer. A framing error has occured when the byte boundaries in bit stream are not synchronized to bit counter. If WU flag is set, the ORFE bit will not be set. The ORFE bit is cleard by reading the status register, then reading the Receive Data Register, or by reset.

Bit 7 RDRF Receiver Data Register Full-set by hardware when a transfer from the input shift register to the receiver data register is made. If WU-flag is set, the RDRF bit will not be set. The RDRF bit is cleared by reading the status register, then reading the Receive Data Register, or by reset.

· format

- · clocking source,
- Port 2 bit 2 configuration

The register consists of 4 bits all of which are write-only and cleared by reset. The 4 bits in the register may be considered as a pair of 2-bit fields. The two low order bits control the bit rate for internal clocking and the remaining two bits control the format and clock select logic. The register definition is as follows:

Bit 0 SSO | Speed Select - These bits select the Baud rate for Bit 1 SS1 f the internal clock. The four rates which may be selected are a function of the CPU \$\phi_2\$ clock frequency. Table 5 lists the available Baud rates.

Bit 2 CC0 Clock Control and Format Select - this 2-bit field Bit 3 CC1 controls the format and clock select logic. Table 6 defines the bit field.

Rate and Mode Control Register (RMCR)

The Rate and Mode Control register controls the following serial I/O variables:

· Baud rate

Table 5 SCI Bit Times and Rates

	XTAL	2.4576 MHz	4.0 MHz	4.9152 MHz*
SS1 : SS0	E	614.4 kHz	1.0 MHz	1.2288 MHz
0 0	E ÷ 16	26 μs/38,400 Baud	16 μs/62,500 Baud	13.0 μs/76,800 Baud 104.2 μs/9,600 Baud
0 1	E ÷ 128 E ÷ 1024	208 μs/4,800 Baud 1.67 ms/600 Baud	128 µs/7812.5 Baud 1.024 ms/976.6 Baud	833.3 μs/1,200 Baud
1 1	E ÷ 4096	6.67 ms/150 Baud	4.096 ms/244.1 Baud	3.33 ms/300 Baud

HD6803-1 Only

Table 6 SCI Format and Clock Source Control

201 000	Format	Clock Source	Port 2 Bit 2	Port 2 Bit 3	Port 2 Bit 4
CC1: CC0	- Format	- Clock Course	_	_	_
0 0	NRZ	Internal	Not Used	••	••
10	NRZ	Internal	Output *	••	••
1 1	NRZ	External	Input	••	••

Internally Generated Clock

If the user wishes for the serial I/O to furnish a clock, the following requirements are applicable:

- · the values of RE and TE are immaterial.
- CC1, CC0 must be set to 10
- the maximum clock rate will be E ÷ 16.
- · the clock will be at 1x the bit rate and will have a rising edge at mid-bit.

Externally Generated Clock

If the user wishes to provide an external clock for the serial 1/O, the following requirements are applicable:

- · the CC1, CC0, field in the Rate and Mode Control Register must be set to 11.
- · the external clock must be set to 8 times (×8) the desired baud rate and
- the maximum external clock frequency is 1.0 MHz.



Clock output is available regardless of values for bits RE and TE.

Bit 3 is used for serial input if RE = "1" in TRCS; bit 4 is used for serial output if TE = "1" in TRCS.

HD6803, HD6803-1

Serial Operations

The serial I/O hardware should be initialized by the HD6803 software prior to operation. This sequence will normally consist of:

- writing the desired operation control bits to the Rate and Mode Control Register and
- writing the desired operational control bits in the Transmit/ Receive Control and Status Register.

The Transmitter Enable (TE) and Receiver Enable (RE) bits may be left set for dedicated operations.

Transmit Operations

The transmit operation is enabled by the TE bit in the Transmit/Receive Control and Status Register. This bit when set, gates the output of the serial transmit shift register to Port 2 Bit 4 and takes unconditional control over the Data Direction Register value for Port 2, Bit 4.

Following a RES the user should configure both the Rate and Mode Control Register and the Transmit/Receive Control and Status Register for desired operation. Setting the TE bit during this procedure initiates the serial output by first transmitting a nine-bit preamble of 1's. Following the preamble, internal synchronization is established and the transmitter section is ready for operation.

At this point one of two situation exist:

- if the Transmit Data Register is empty (TDRE = 1), a continuous string of ones will be sent indicating an idle line, or,
- if data has been loaded into the Transmit Data Register (TDRE = 0), the word is transferred to the output shift register and transmission of the data word will begin.

During the data transmit, the 0 start bit is first transmitted. Then the 8 data bits (beginning with bit 0) followed by the stop bit, are transmitted. When the Transmitter Data Register has been emptied, the hardware sets the TDRE flag bit.

If the HD6803 fails to respond to the flag within the proper time, (TDRE is still set when the next normal transfer from the parallel data register to the serial output register should occur) then a 1 will be sent (instead of a 0) at "Start" bit time, followed by more 1's until more data is supplied to the data register. No 0's will be sent while TDRE remains a 1.

Receive Operation

The receive operation is enabled by the RE bit which gates in the serial input through Port 2. Bit 3. The receiver section operation is conditioned by the contents of the Transmit/Receive Control and Status Register and the Rate and Mode Control Register.

The receiver bit interval is divided into 8 sub-intervals for internal synchronization. In the NRZ Mode, the received bit stream is synchronized by the first 0 (space) encountered.

The approximate center of each bit time is strobed during the next 10 bits. If the tenth bit is not a 1 (stop bit) a framing error is assumed, and bit ORFE is set. If the tenth bit as a 1, the data is transferred to the Receive Data Register, and interrupt flag RDRF is set. If RDRF is still set at the next tenth bit time. ORFE will be set, indicating an overrun has occurred. When the HD6803 responds to either flag (RDRF or ORFE) by reading the status register followed by reading the Data Register, RDRF (or ORFE) will be cleared.

- RAM CONTROL REGISTER

This register, which is addressed at 50014, gives status information about the standby RAM. A 0 in the RAM enable bit (RAME) will disable the standby RAM, thereby protecting

it at power down if V_{CC} Standby is held greater than V_{SBB} volts, as explained previously in the signal description for V_{CC} Standby.

		HA	AM Cor	ntrol Re	gister			
\$0014	STBY PWR	RAME	×	×	×	×	x	×

Bit 0 Not used.

Bit 1 Not used.

Bit 2 Not used

Bit 3 Not used.

Bit 4 Not used. Bit 5 Not used.

Bit 6 RAME The RAM Enable control bit allows the user the ability to disable the standby RAM. This bit is set to a logic "1" by RES which enables the standby RAM and can be written to one or zero under program control. When the RAM is disabled, data is read from external memory.

Bit 7 STBY
PWR
The Standby Power bit is cleared when the standby voltage is removed. This bit is a read/write status flag that the user can read which indicates that the standby RAM voltage has been applied, and the data in the standby RAM is valid.

GENERAL DESCRIPTION OF INSTRUCTION SET

The HD6803 is upward object code compatible with the HD6800 as it implements the full HMCS6800 instruction set. The execution times of key instructions have been reduced to increase throughout. In addition, new instructions have been added; these include 16-bit operations and a hardware multiply.

Included in the instruction set section are the following:

- * CPU Programming Model-Figure 15.
- Addressing modes
- Accumulator and memory instructions Table 7
- New instructions
- Index register and stack manipulations instructions Table
- Jump and branch instructions Table 9
- Condition code register manipulation instructions Table 10
- Instructions Execution times in machine cycles Table
- *Summary of cycle by cycle operation Table 12
- · Summary of undefined instructions Table 13

CPU Programming Model

The programming model for the HD6803 is shown in Figure 15. The double (D) accumulator is physically the same as the Accumulator A concatenated with the Accumulator B so that any operation using accumulator D will destroy information in A and B.




Figure 15 CPU Programming Model

CPU Addressing Modes

The HD6803 8-bit micro processing unit has seven address modes that can be used by a programmer, with the addressing mode a function of both the type of instruction and the coding within the instruction. A summary of the addressing modes for a particular instruction can be found in Table 11 along with the associated instruction execution time that is given in machine cycles. With a clock frequency of 4 MHz, these times would be microseconds.

Accumulator (ACCX) Addressing

In accumulator only addressing, either accumulator A or accumulator B is specified. These are one-byte instructions.

Immediate Addressing

In immediate addressing, the operand is contained in the second byte of the instruction except LDS and LDX which have the operand in the second and third bytes of the instruction. The CPU addresses this location when it fetches the immediate instruction for execution. These are two or three-byte instructions.

Table 7 Accumulator & Memory Instructions

							Ad	dres	ing	Мо	des							1	Cor		gist		ıd
Operations	Mnemonic	IM	ME	D.	DI	REC	CT	11	NDE	x	EX	TEI	ND	TIM	PL	ED	Boolean/	5	4	3	-	_	
		ОР	T~	#	ОР	T~	#	ОР	~	#	ОР	T~	ı.	ОР	7~	,,,	Arithmetic Operation	Н	+	N	✝…	+	
Add	ADDA	88	2	2	98	3	2	AB	4	2	88	4	3	1—	+	+	A + M A	+-		1	+	+:	-
	ADDB	СВ	2	2	DB	3	2	EB	4	2	FB	4	+	†	+	+	B + M → B	1	١.	ti	-	+	
Add Double	ADDD	СЗ	4	3	D3	5	2	E3	6	2	F3	6	3	+	✝	+-	A B + M M + 1 - A B	i.		1	+	+:	
Add Accumulators	ABA	+	+-	†-	-	†÷	✝	+	╁	╁	1	† -	+	1B	2	1		1		1:	+	+;	_
Add With Carry	ADCA	89	2	2	99	3	2	A9	4	2	В9	4	3	1	Ť	Ť	A + M + C A	†÷		i		+:	-
	ADCB	C9	2	2	D9	3	2	E9	4	2	F9	4	3	†	+	+-	B + M + C - B	艼	•	;	†	1:	
AND	ANDA	84	2	2	94	3	2	A4	4	2	В4	4	3	† ·	†	†	A·M - A	+:		ļ,	†÷	†	-
	ANDB	C4	2	2	D4	3	2	E4	4	2	F4	4	3	<u> </u>	†-	+-	8·M B	-	1.	÷	ti	B	
Bit Test	BITA	85	2	2	95	3	2	A5	4	2	B5	4	3	t	+	+	A·M	1.	•		†	F	
	BIT B	C5	2	2	D5	3	2	E5	4	2	F5	4	3	 	+	+-	B·M	+-		÷	†:	H	
Clear	CLR	†	广	 - -		<u> </u>	†~·	6F	6	2	7F	6	3	_	+	╁	100 - M	+	-	Ŕ	s	F	
	CLRA	1	t	1-	<u> </u>	†	+-	1	Ť	Ι-	-	-	+	4F	2	1	00 - A			R	s	B	_
	CLRB	t	✝	\vdash	-	<u> </u>	+	 -	t	┢		╁	╁	5F	2	1	00 → B	-		F	 S	R	_
Compare	CMPA	81	2	2	91	3	2	A1	4	2	B1	4	3	13.	<u> </u>	+-	A - M	+-		↓	+	٠.	_
	CMPB	C1	2	2	DI	3	2	E 1	4	2	F1	4	3	 	╁╴	+	B - M	•	•	1	-	1 1	_
Compare		† <u> </u>	۲	 - -	<u> </u>	 →	ť	-	┼-	-	ļ <u>. </u>	Ļ.	۲,	 	\vdash	┼-		+	╁	-	+	╁	-
Accumulators	CBA	ļ		L.		L_{-}	L.						L	11	2	1	A - B	•	•	1	1	1	
Complement, 1's	сом	<u> </u>				L	l	63	6	2	73	6	3	Ī	Ī	1	M - M	1.	•	1	1	R	7
	COMA	ļ												43	2	1	Ā → A	•	•	1	1	R	-
	сомв		<u>l</u>				Γ					Г		53	2	1	B → B	•	•	ī	T	R	i
Complement, 2's	NEG		_					60	6	2	70	6	3	Ī		1	00 - M → M	•	•	1	1	ło	ī
(Negate)	NEGA		L.		Ĺ		L							40	2	1	00 - A A	•	•	1	1	0	ī
	NEGB	<u> </u>	L			_	L	L						50	2	1	00 - B → B	•	•	1	1	O	ī
Decimal Adjust, A	DAA													19	2	,	Converts binary add of BCD characters into BCD format	•	•	1	1	1)
Decrement	DEC						Г	6A	6	2	7A	6	3		T	1	M = 1 → M	•	•	1	1	@	,
	DECA				-								1	4A	2	1	A - 1 - A		•	1	1	0	-
	DECB												-	5A	2	1	B - 1 → B		•	1	1	Ø	
Exclusive OR	EORA	88	2	2	98	3	2	A8	4	2	В8	4	3		-	t -	A ① M · A	•	•	-	1	P	1
	EORB	C8	2	2	D8	3	2	E8	4	2	F8	4	3		\vdash	┼	B ⊕ M · B		•	i	-	R	1
ncrement	INC							6C	6		7C	6	3		\vdash	 	M + 1 → M	•	•	:	÷	9	ł
	INCA			\dashv										4C	2	1	A + 1 + A	1	-	÷	÷	9(0	ł
	INCB		\neg	1	T	-	Н		\dashv	\dashv		-	-	5C	2	÷	B + 1 · B		\cdot	÷	$\dot{\vdash}$	9	
oad	LDAA	86	2	2	96	3	2	A6	4	2	86	4	3	-	-	H	M - A		\exists	÷		R	ł
Accumulator	LDAB	C6	$\overline{}$	-	D6		2	E6	$\overline{}$		F6		3				M - B			$\dot{\exists}$	-	R	ł
oad Double	LDD	СС	_	_		\neg	2	EC	_	_			3				M+1-8,M-A	•		-	\vdash \dashv	R	ł
Multiply Unsigned	MUL		-	7		7	-	\dashv	\dashv	+	-	7	-+	3D	10	1	A×B · A B				•	•	ł
OR, Inclusive	ORAA	8A	2	2	9A	3	2	AA	4	2	ВА	4	3		-	÷	A + M - A	•	•				ł
·	ORAB	CA		-	DA	-	2	EA	_			-4	3			Н	B + M → B			-		R	ļ
ush Data	PSHA		-	-		-	-		7	-		-	-	36	3	1	A - Msp. SP - 1 · SP				<u>:</u>	H	ļ
}	PSHB		-+	+	+	-	+		+	- +	-+	-+	+	37	3	,			_	_	_		ĺ
'uli Data	PULA	-	\dashv	-+	-	- i	+	-	\dashv	-	-	+	\dashv	32	4	귀	B - Msp, SP - 1 - SP		:	:	•	•	ł
·	PULB		+	+	+	+	\dashv	-+	\dashv	\dashv	+	\dashv	-+	33	4	1	SP + 1 - SP, Msp - A	\rightarrow	_	_	•	•	ł
Rotate Left	ROL		-+	\dashv		\dashv	+	69	6	2	79	6	3	دد	-	-	SP + 1 → SP, Msp → B	-	_	•	•	•	ł
	ROLA		+	\dashv	-+	-	\dashv	-3	-	-	-	" 	٦	49	ا ج	\dashv	M) []	_		!		<u>©</u>	Į
-	ROLB	\dashv	+	-+	+	\dashv	\dashv	-+	\dashv	+	-+	\dashv		59	2	1	A) 4 (b) 11 11 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	\rightarrow	-	:		0	ļ
Rotate Right	ROR	+	\dashv	-+	\dashv	\dashv	+	66	6	2	76	6	3	39	4					1		©	ŀ
	RORA		+	-+	\dashv	-+	+	00	•	* 	<u>'</u> 0	9	-+	46	2	\dashv	*!	\rightarrow		1		0	L
		1		_1	_+	_	-	1	_1	_1		_1	- 1	46	4	1		•	•	:	: [0	l

OHITACHI

Condition Code Addressing Modes Register Boolean/ 3 2 1 0 Operations Maemonic INDEX EXTEND IMPLIED IMMED. DIRECT Arithmetic Operation NZV н ٠ OP OF OP OP OP * : : 6 : 78 6 3 • • 6 ASI Shift Left • • : : **6** : Arithmetic 48 2 ASLA • • : : **6** 58 2 ASLB : 6 1 Double Shift 1 ٠ • 05 3 ASLD Left, Arithmetic • • ; 6 ; 6 2 177 6 Shift Right ASR • • ; ; **6** ; 47 2 ASRA • • I I 6 I 57 2 1 ASRB • • R : 6 : 64 6 2 74 6 Shift Right LSR • • R : 6 : Logical 2 LSRA • • R : 6 : 54 2 1 LSRB ACC AT ACC B R : 6 : ٠ • **Double Shift** 3 LSRD Right Logical • 1 1 R • 3 2 A7 4 2 B7 4 3 $A \rightarrow M$ • Store STAA • 1 1 R • Accumulator 8 - M 07 3 2 E7 4 2 F7 4 3 STAB A → M B → M + 1 1 1 R Store Double • 2 FD 5 กก 4 2 ED 5 STO Accumulator • ; ; ; ; A - M - A • 2 A0 4 2 4 3 2 2 90 3 BO SUBA Subtract . . : : : : CO 2 2 DO 3 2 EO 4 2 FO 4 3 B - M → B SUBB • 1 1 1 1 5 2 A3 6 2 B3 6 3 A:B-M:M+1-A:B ٠ Double Subtract SUBD 4 3 93 1 1 1 1 1 1 2 1 A - B - A ٠ • Subtract 10 SBA Accumulators • 1 1 1 1 A-M-C-A 2 2 92 3 2 A2 4 2 82 4 3 Subtract With Carry SRCA • 1 1 1 1 4 2 F2 4 3 B - M - C → B SBCB 2 D2 3 2 E2 • • I I R • 16 2 1 A → B TAB Transfer • t t R • Accumulators 17 2 1 8 → A • • | • | 1 | 1 | R | R 6 2 7D M - 00 6 3 60 Test Zero or TST • • 1 1 R R 2 1 A - 00 4D TSTA • • : : R R 5D 2 1 8 - 00 TSTB

Table 7 Accumulator & Memory Instructions (Continued)

The Condition Code Register notes are listed after Table 10.

Direct Addressing

In direct addressing, the address of the operand is contained in the second byte of the instruction. Direct addressing allows the user to directly address the lowest 256 bytes in the machine i.e., locations zero through 255. Enhanced execution times are achieved by storing data in these locations. In most configurations, it should be a random access memory. These are two-byte instructions.

Extended Addressing

In extended addressing, the address contained in the second byte of the instruction is used as the higher 8-bits of the address of the operand. The third byte of the instruction is used as the lower 8-bits of the address for the operand. This is an absolute address in memory. These are three-byte instructions.

Indexed Addressing

In indexed addressing, the address contained in the second byte of the instruction is added to the index register's lowest 8-bits in the CPU. The carry is then added to the higher order 8-bits of the index register. This result is then used to address memory. The modified address is held in a temporary address register so there is no change to the index register. These are two-byte instructions.

Implied Addressing

In the implied addressing mode the instruction gives the address (i.e., stack pointer, index register, etc.). These are one-byte instructions.

Relative Addressing

In relative addressing, the address contained in the second byte of the instruction is added to the program counter's lowest 8-bits plus two. The carry or borrow is then added to the high 8-bits. This allows the user to address data within a range of -126 to +129 bytes of the present instruction. These are twobyte instructions.

New Instructions

In addition to the existing 6800 Instruction Set, the following new instructions are incorporated in the HD6803 Microcomputer.

- Adds the 8-bit unsigned accumulator B to the 16-bit X-Register taking into account the possible carry out of the low order byte of the X-Register.
- ADDD Adds the double precision ACCD* to the double precision value M:M+1 and places the results in ACCD.
- ASLD Shifts all bits of ACCD one place to the left, Bit 0 is loaded with zero. The C bit is loaded from the most significant bit of ACCD.
- LDD Loads the contents of double precision memory location into the double accumulator A:B. The condition codes are set according to the data.
- LSRD Shifts all bits of ACCD one place to the right. Bit 15 is loaded with zero. The C bit is loaded from the least significant bit to ACCD.
- MUL Multiplies the 8 bits in accumulator A with the 8 bits in accumulator B to obtain a 16-bit unsigned number in A:B, ACCA contains MSB of result.
- **PSHX** The contents of the index register is pushed onto the stack at the address contained in the stack pointer. The stack pointer is decremented by 2.
- PULX The index register is pulled from the stack beginning at the current address contained in the stack pointer +1. The stack pointer is incremented by 2 in total.
- Stores the contents of double accumulator A:B in memory. The contents of ACCD remain unchanged.
- Subtracts the contents of M:M + 1 from the contents of double accumulator AB SUBD and places the result in ACCD.
- BRN Never branches. If effect, this instruction can be considered a two byte NOP (No operation) requiring three cycles for execution.
- Internal processing modified to permit its use with any conditional branch instruction.

*ACCD is the 16 bit register (A:B) formed by concatenating the A and B accumulators. The A-accumulator is the most significant byte.

Table 8 Index Register and Stack Manipulation Instructions

_							Ad	dress	ing	Мо	des						Boolean/	(on (le
Pointer Operations	Mnemonic	IM	ME	D.	DI	REG	СТ	IN	DE	x	EX	TN	D	IMP	LIE	D	Arithmetic Operation	5	4	3	2	1	0
		OP	I~	#	OP	T~	#	OP	Ī~	#	OP	~	27	OP	~	#	l	н	1	N	z	V	C
Compare Index Reg	CPX	8C	4	3	9C	5	2	AC	6	2	ВС	6	3				X = M : M + 1	•	•	1	1	1	ī
Decrement Index Reg	DEX		T			T	T			1		Ť		09	3	1	X – 1 → X	•	•	•	1	•	•
Decrement Stack Pntr	DES			T										34	3	1	SP - 1 - SP	•	•	•	•	•	•
Increment Index Reg	INX						1		1	Ī	1		T	08	3	1	X + 1 → X	•	•	•	1	•	•
Increment Stack Pntr	INS		1			1			Г	T	T			31	3	1	SP + 1 → SP	•	•	•	•	•	•
Load Index Reg	LDX	CE	3	3	DE	4	2	EE	5	2	FE	5	3				$M \rightarrow X_H$, $(M+1) \rightarrow X_L$	•	•	<u>つ</u>	1	R	ŀ
Load Stack Potr	LDS	8E	3	3	9E	4	2	ΑE	5	2	BE	5	3			1	M → SPH, (M+1) → SPL	•	•	1	1	R	•
Store Index Reg	STX	I		Τ	DF	4	2	EF	5	2	FF	5	3				$X_H \rightarrow M, X_L \rightarrow (M+1)$	•	•	0	ı	R	•
Store Stack Pntr	STS			T	9F	4	2	AF	5	2	BF	5	3				SPH - M, SPL - (M+1)	•	•	ত	1	R	1
Index Reg → Stack Pntr	TXS			1					Г					35	3	1	X - 1 → SP	•	•	•	•	•	•
Stack Pntr → Index Reg	TSX								T	1				30	3	1	SP + 1 → X	•	•	•	•	•	•
Add	ABX					T	T		T	1			1	3A	3	1	B + X → X	•	•	•	•	•	•
Push Data	PSHX									1		Ī		3C	4	ī	X _L → M _{sp} , SP ~ 1 → SP	•	•	•	•	•	ī
		1	ĺ		İ			İ	İ	1			1				X _H → M _{SP} , SP = 1 → SP						
Pull Data	PULX	T		Γ					Ī	İ				38	5	1	SP + 1 → SP, M _{SP} → X _H	•	•	•	•	٠	Ī
		1		i							1	Ì	1				SP + 1 → SP, M _{SD} → XL						l

The Condition Code Register notes are listed after Table 10

357

Table 9 Jump and Branch Instructions

							Ad	dress	ing	Мо	des							٥			on (iste	Cod	•
Operations	Mnemonic	REL	ΔΤΙ	VE	DIF	REC		INI	DE)	.	EXT	ND		IMP	LIE	О	Branch Test	5	4	3	2	1	0
		OP	~	#	_	~	_	OP	~	*	OP	~	*	OP	~]	*		Н	-	2	Z	<	_
Branch Always	BRA	20	3	2											\Box		None	•	٠	•	•	•	Ŀ
Branch Never	BRN	21	3	2				[]							\perp		None	•	•	•	•	•	·
Branch if Carry Clear	BCC	24	3	2							_				\perp		C=0	١ <u>•</u>	•	•	•	•	Ŀ
Branch If Carry Set	BCS	25	3	2													C=1	•	•	•	!	•	Ŀ
Branch If = Zero	BEQ	27	3	2								_					Z = 1	•	•	•	•	•	ŀ
Branch If > Zero	BGE	2C	3	2						L	<u> </u>	_					N ⊕ V = 0	•	•	•	•	•	ľ
Branch If > Zero	BGT	2E	3	2									<u> </u>				Z + (N ⊕ V) = 0		•	•	•	•	Ľ
Branch If Higher	ВНІ	22	3	2	1		Γ				Γ.		L_				C + Z = 0	!•	•	•	·	•	ľ
Branch If ≤ Zero	BLE	2F	3	2									l				Z + (N + V) = 1	•	•	•	•	•	Ľ
Branch If Lower Or Same	BL\$	23	3	2													C + Z = 1	•	•	•	•	•	ŀ
Branch If < Zero	BLT	2D	3	2									1				N ⊕ V = 1	•	•	•	•	•	Ļ
Branch If Minus	BMI	2B	3	2	1		Τ			T-							N = 1	•	•	•			Ľ
Branch If Not Equal Zero	BNE	26	3	2													z = 0	•	•	•	•	•	1
Branch If Overflow Clear	BVC	28	3	2													V-0	•	•	•	•	•	1
Branch if Overflow Set	B∨S	29	3	2	T	Т	T			L	Ι		L		<u> </u>	<u> </u>	V = 1	•	•	•	+	+-	+
Branch If Plus	BPL.	2A	3	2	Τ.	Г	T	T	Γ		İ		1_	<u> </u>			N = 0	↓•		•	! •	ļ٠	4
Branch To Subroutine	BSR	80	6	2	1	T	T		Π	Г	I	T						•				4	1
Jumpi	JMP	+	†	1	1	1	Ť	6E	3	2	7E	3	3					•	•	<u> •</u>	+	4-	4
Jump To Subroutine	JSR	1	T	1	90	5	2	AD	6	2	BD	6	3	L	<u> </u>	<u> </u>		•	•		•	•	4
No Operation	NOP						T							01	2	1	Advances Prog. Cntr. Only	•	•	•		•	1
Return From Interrupt	RTI		Ť		T	T	T	T	Γ		Γ	I		38	10	1_	_	\perp	_	_	(8)	_	_
Return From Subroutine	RTS			Ī		T			T					39	5	1		•	Į.	1	1	1	
Software Interrupt	SWI	1		1	T-	1			I	I		I	I	3F	12	1	_	•		_	+		4
Wait for Interrupt	WAI	1	T	Τ	1	Τ	T		T	T	I	1		3E	9	1	1	•	9) •	•	•	

Table 10 Condition Code Register Manipulation Instructions

		Addres	ssingN	Aodes		C	ondit	ion C	ode f	Regist	ter
Operations	Mnemonic	IM	PLIE	D	Boolean Operation	5	4	3	2	1	0
Operations		OP	~	#		н	-	N	Z	V	∫ c
Clear Carry	CLC	ОС	2	1	0 → C	•	•	•	•	•	R
Clear Interrupt Mask	CLI	0E	2	1	0 1	•	R	•	•	•	<u> •</u>
Clear Overflow	CLV	OA.	2	1	0 → V	•	•	•	•	R	↓•
Set Carry	SEC	OD.	2	1	1 → C	•	•	•		•	S
Set Interrupt Mask	SEI	OF	2	1	1 → I	•	S	•	•	•	↓•
Set Overflow	SEV	OB	2	1	1 V	•	•	٠,	·	S	1.
Accumulator A → CCR	TAP	06	2	1	A→ CCR			_ (<u> </u>		=
CCR → Accumulator A	TPA	07	2	1	CCR → A	•	•	<u> </u>	•	<u>. • </u>	⊥•

Condition Code Register Notes: (Bit set it test is true and cleared otherwise)

Test: Result * 00000000?

Test: Decimal value of most significant BCD Character greater than nine? (Not cleared if previously set)

Test: Operand = 010000000 prior to execution?

Test: Set equal to result of N @ C after shift has occurred.

Condition Code Register Notes: (Bit st)

(Bit V) Test: Result = 10000000?

(3) (Bit C) Test: Result = 00000000?

(3) (Bit V) Test: Operand = 10000000

(5) (Bit V) Test: Operand = 10000000

(7) (Bit N) Test: Set equal to result of (7) (Bit N)

(8) (All) Load Condition Code Register (9) (Bit 1)

(9) (Bit 1) Set when interrupt occurs. Set according to the conter (1) (Bit C)

(1) (Bit C) Set equal to result of Bit 7 Test: Set equal to result of N (© Claffer shift has occurred).

Test: Result less than zero? (Bit 15 = 1).

Load Condition Code Register from Stack, (See Special Operations).

Set when interrupt occurs, If previously set, a Non-Maskable Interrupt is required to exit the wait state, Set according to the contents of Accumulator A.

Set equal to result of Bit 7 (ACCB).



Table 11 Instruction Execution Times in Machine Cycle

	ACCX	Imme- diate	Direct	Ex- tended	In- dexed	lm- plied	Re- lative		ACCX	Imme- diate	Direct	Ex- tended	in- dexed	lm- plied	Re-
ABA	•	•	•	•	•	2	•	INX	•	•	•	•	•	3	•
ABX	•	•	•	•	•	3	•	JMP	•	•	•	3	3	•	•
ADC	•	2	3	4	4	•	•	JSR	•	•	5	6	6	•	•
ADD	•	2	3	4	4	•	•	LDA	•	2	3	4	4	•	•
ADDD	•	4	5	6	6	•	•	LDD	•	3	4	5	5	•	•
AND	•	2	3	4	4	•	•	LDS	•	3	4	5	5	•	•
ASL	2	•	•	6	6	•	•	LDX	•	3	4	5	5	•	•
ASLD	•	•	•	•	•	3	•	LSR	2	•	•	6	6	•	•
ASR	2	•	•	6	6	•	•	LSRD	•	•	•	•	•	3	•
BCC	•	•	•	•	•	•	3	MUL	•	•	•	•	•	10	•
BCS	•	•	•	•	•	•	3	NEG	2	•	•	6	6	•	•
BEQ		•	•	•	•	•	3	NOP	•	•	•	•	•	2	•
BGE	•	•	•	•	•	•	3	ORA	•	2	3	4	4	•	•
BGT	•	•	•	•	•	•	3	PSH	3	•	•	•	•	•	•
BHI	•	•	•	•	•	•	3	PSHX	•	•	•	•	•	4	•
BIT	•	2	3	4	4	•	•	PUL	4	•	•	•	•	•	•
BLE	•	•	•	•	•	•	3	PULX	•	•	•	•	•	5	•
BLS	•	•	•	•	•	•	3	ROL	2	•	•	6	6	•	•
BLT	•	•	•	•	•	•	3	ROR	2	•	•	6	6	•	•
BMI	•	•	•	•	•	•	3	RTI	•	•	•	•	•	10	•
BNE	•	•	•	•	•	•	3	RTS	•	•	•	•	•	5	•
BPL	•	•	•	•	•	•	3	SBA	•	•	•	•	•	2	•
BRA	•	•	•	•	•	•	3	SBC	•	2	3	4	4	•	•
BRN	•	•	•	•	•	•	3	SEC	•	•	•	•	•	2	•
BSR	•	•	•	•	•	•	6	SEI	•	•	•	•	•	2	•
BVC	•	•	•	•	•	•	3	SEV	•	•	•	•	•	2	•
BVS	•	•	•	•	•	•	3	STA	•	•	3	4	4	•	•
CBA	•	•	•	•	•	2	•	STD	•	•	4	5	5	•	•
CLC	•	•	•	•	•	2	•	STS	•	•	4	5	5	•	•
CLI	•	•	•	•	•	2	•	STX	•	•	4	5	5	•	•
CLR	2	•	•	6	6	•	•	SUB	•	2	3	4	4	•	•
CLV	•	•	•	•	•	2	•	SUBD	•	4	5	6	6	•	•
CMP	•	2	3	4	4	•	•	SWI	•	•	•	•	•	12	•
COM	2	•	•	6	6	•	•	TAB	•	•	•	•	•	2	•
CPX	•	4	5	6	6	•	•	TAP	•	•	•	•	•	2	•
DAA	•	•	•	•	•	2	•	TBA	•	•	•	•	•	2	•
DEC	2	•	•	6	6	•	•	TPA	•	•	•	•	•	2	•
DES	•	•	•	•	•	3	•	TST	2	•	•	6	6	•	•
DEX	•	•	•	•	•	3	•	TSX	•	•	•	•	•	3	•
EOR	•	2	3	4	4	•	•	TXS	•	•	•	•	•	3	•
INC	2	•	•	6	6	•	•	WAI	•	•	•	•	•	9	•
INS	•	•	•	•	•	3	•								

Summary of Cycle by Cycle Operation

Table 12 provides a detailed description of the information present on the Address Bus, Data Bus, and the Read/Write line (R/W) during each cycle for each instruction.

This information is useful in comparing actual with expected results during debug of both software and hardware as the

control program is executed. The information is categorized in groups according to addressing mode and number of cycles per instruction. (In general, instructions with the same addressing mode and number of cycles execute in the same manner; exceptions are indicated in the table).

Table 12 Cycle by Cycle Operation

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W Line	Data Bus
MMEDIATE					
ADC EOR	2	1	Op Code Address	1	Op Code
ADD LDA		2	Op Code Address + 1	1	Operand Data
AND ORA			ļ		
BIT SBC		,			
CMP SUB	ļ			<u> </u>	
LDS	3	1	Op Code Address	1	Op Code
LDX		2	Op Code Address + 1	1	Operand Data (High Order Byte)
LDD		3	Op Code Address + 2	1	Operand Data (Low Order Byte)
CPX	4	1	Op Code Address	1	Op Code
SUBD	,	2	Op Code Address + 1	1	Operand Data (High Order Byte)
ADDD		3	Op Code Address + 2	1	Operand Data (Low Order Byte)
===		4	Address Bus FFFF	1	Low Byte of Restart Vector
DIRECT					
	3	1	Op Code Address	1	Op Code
ADC EOR ADD LDA	'	2	Op Code Address + 1	i	Address of Operand
AND ORA		3	Address of Operand	1 1	Operand Data
BIT SBC		"	7.00.035 01 0.7510110		T '
CMP SUB					·
STA	3	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Destination Address
		3	Destination Address	0	Data from Accumulator
LDS	4	1	Op Code Address	1	Op Code
LDX		2	Op Code Address + 1	1	Address of Operand
LDD		3	Address of Operand	1	Operand Data (High Order Byte)
		4	Operand Address + 1	1	Operand Data (Low Order Byte)
STS	4	1	Op Code Address	1	Op Code
STX	1	2	Op Code Address + 1	1	Address of Operand
STD		3	Address of Operand	0	Register Data (High Order Byte)
		4	Address of Operand + 1	0	Register Data (Low Crder Byte)
CPX	5	1	Op Code Address	1	Op Code
SUBD	1	2	Op Code Address + 1	1	Address of Operand
ADDD		3	Operand Address	1	Operand Data (High Order Byte)
	- 1	4	Operand Address + 1	1	Operand Data (Low Order Byte)
		5	Address Bus FFFF	1	Low Byte of Restart Vector
JSR	5	1	Op Code Address	1	Op Code
= *	- 1	2	Op Code Address + 1	1	Irrelevant Data
		3	Subroutine Address	1	First Subroutine Op Code
		4	Stack Pointer	0	Return Address (Low Order Byte)
	1	5	Stack Pointer + 1	0	Return Address (High Order Byte)

(Continued)



Table 12 Cycle by Cycle Operation (Continued)

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W Line	Data Bus
NDEXED					
JMP	3	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Offset
		3	Address Bus FFFF	1	Low Byte of Restart Vector
ADC EOR	4	1	Op Code Address	1	Op Code
ADD LDA		2	Op Code Address + 1	1	Offset
AND ORA	1	3	Address Bus FFFF	1	Low Byte of Restart Vector
BIT SBC	ł	4	Index Register Plus Offset	1	Operand Data
CMP SUB					
STA	4	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Offset
		3	Address Bus FFFF	1	Low Byte of Restart Vector
		4	Index Register Plus Offset	Ö	Operand Data
LDS	5	1	Op Code Address	1	Op Code
LDX		2	Op Code Address + 1	1	Offset
LDD		3	Address Bus FFFF	1	Low Byte of Restart Vector
LDD	ļ	4	Index Register Plus Offset	1	Operand Data (High Order Byte)
		5	Index Register Plus Offset + 1	1	Operand Data (Low Order Byte)
STS	5	1	Op Code Address	1	Op Code
STX		2	Op Code Address + 1	1	Offset
STD	1	3	Address Bus FFFF	1	Low Byte of Restart Vector
		4	Index Register Plus Offset	Ö	Operand Data (High Order Byte)
		5	Index Register Plus Offset + 1	ŏ	Operand Data (Low Order Byte)
ASL LSR	6	1	Op Code Address	1	Op Code
ASR NEG		2	Op Code Address + 1	1	Offset
CLR ROL		3	Address Bus FFFF	1	Low Byte of Restart Vector
COM ROR		4	Index Register Plus Offset	1	Current Operand Data
DEC TST*		5	Address Bus FFFF	1	Low Byte of Restart Vector
INC		6	Index Register Plus Offset	0	New Operand Data
CPX	6	1	Op Code Address	1	Op Code
SUBD		2	Op Code Address + 1	1	Offset
ADDD		3	Address Bus FFFF	1	Low Byte of Restart Vector
		4	Index Register + Offset	1	Operand Data (High Order Byte)
		5	Index Register + Offset + 1	1	Operand Data (Low Order Byte)
		6	Address Bus FFFF	1	Low Byte of Restart Vector
JSR	6	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Offset
		3	Address Bus FFFF	1	Low Byte of Restart Vector
		4	Index Register + Offset	1	First Subroutine Op Code
		5	Stack Pointer	0	Return Address (Low Order Byte)
		6	Stack Pointer ~ 1	0	Return Address (High Order Byte)

^{*} In the TST instruction, R/W line of the sixth cycle is "1" level, and AB = FFFF, DB = Low Byte of Reset Vector.

Table 12 Cycle by Cycle Operation (Continued)

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W Line	Data Bus
EXTENDED					
JMP	3	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Jump Address (High Order Byte)
	-	3	Op Code Address + 2	1	Jump Address (Low Order Byte)
ADC EOR	4	1	Op Code Address	1	Op Code
ADD LDA	1	2	Op Code Address + 1	1	Address of Operand (High Order Byte)
AND ORA		3	Op Code Address + 2	1	Address of Operand (Low Order Byte)
BIT SBC		4	Address of Operand	1	Operand Data
CMP SUB					
STA	4	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Destination Address (High Order Byte)
		3	Op Code Address + 2	1	Destination Address (Low Order Byte)
		4	Operand Destination Address	0	Data from Accumulator
LDS	5	1	Op Code Address	1	Op Code
LDX		2	Op Code Address + 1	1	Address of Operand (High Order Byte)
LDD	1	3	Op Code Address + 2	1	Address of Operand (Low Order Byte)
		4	Address of Operand	1	Operand Data (High Order Byte)
		5	Address of Operand + 1	1	Operand Data (Low Order Byte)
STS	5	1	Op Code Address	1	Op Code
STX		2	Op Code Address + 1	1	Address of Operand (High Order Byte)
STD		3	Op Code Address + 2	1	Address of Operand (Low Order Byte)
		4	Address of Operand	0	Operand Data (High Order Byte)
		5	Address of Operand + 1	0	Operand Data (Low Order Byte)
ASL LSR	6	1	Op Code Address	1	Op Code
ASR NEG	ļ	2	Op Code Address + 1	1	Address of Operand (High Order Byte)
CLR ROL	1	3	Op Code Address + 2	1	Address of Operand (Low Order Byte)
COM ROR	ŀ	4	Address of Operand	1	Current Operand Data
DEC TST*		5	Address Bus FFFF	1	Low Byte of Restart Vector
INC	1	6	Address of Operand	0	New Operand Data
CPX	6	1	Op Code Address	1	Op Code
SUBD		2	Op Code Address + 1	1	Operand Address (High Order Byte)
ADDD		3	Op Code Address + 2	1	Operand Address (Low Order Byte)
-		4	Operand Address	1	Operand Data (High Order Byte)
		5	Operand Address + 1	1	Operand Data (Low Order Byte)
		6	Address Bus FFFF	1	Low Byte of Restart Vector
JSR	6	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Address of Subroutine (High Order Byte
	1	3	Op Code Address + 2	1	Address of Subroutine (Low Order Byte
	1	4	Subroutine Starting Address	1	Op Code of Next Instruction
		5	Stack Pointer	0	Return Address (Low Order Byte)
	- 1	6	Stack Pointer - 1	0	Return Address (High Order Byte)

^{*} In the TST instruction, R/W line of the sixth cycle is "1" level, and AB * FFFF, DB = Low Byte of Reset Vector.

(HITACHI

Table 12 Cycle by Cycle Operation (Continued)

Address Mode & Instructions	Cycles Address bus				Data Bus				
MPLIED		•							
ABA DAA SEC ASL DEC SEI ASR INC SEV CBA LSR TAB CLC NEG TAP CLI NOP TBA CLR ROL TPA CLV ROR TST COM SBA	2	1 2	Op Code Address Op Code Address + 1	1 1	Op Code Op Code of Next Instruction				
ABX	3	1 2 3	Op Code Address Op Code Address + 1 Address Bus FFFF	1 1 1	Op Code Irrelevant Data Low Byte of Restart Vector				
ASLD LSRD	3	1 2 3	Op Code Address Op Code Address + 1 Address Bus FFFF	1 1	Op Code Irrelevant Data Low Byte of Restart Vector				
DES INS	3	1 2 3	Op Code Address Op Code Address + 1 Previous Register Contents	1 1 1	Op Code Op Code of Next Instruction Irrelevant Data				
INX DEX	3	1 2 3	Op Code Address Op Code Address + 1 Address Bus FFFF	1 1 1	Op Code Op Code of Next Instruction Low Byte of Restart Vector				
PSHA PSHB	3	1 2 3	Op Code Address Op Code Address + 1 Stack Pointer	1 1 0	Op Code Op Code of Next Instruction Accumulator Data				
TSX	3	1 2 3	Op Code Address Op Code Address + 1 Stack Pointer	1 1 1	Op Code Op Code of Next Instruction Irrelevant Data				
TXS	3	1 2 3	Op Code Address Op Code Address + 1 Address Bus FFFF	1 1 1	Op Code Op Code of Next Instruction Low Byte of Restart Vector				
PULA PULB	4	1 2 3 4	Op Code Address Op Code Address + 1 Stack Pointer Stack Pointer + 1	1 1 1 1	Op Code Op Code of Next Instruction Irrelevant Data Operand Data from Stack				
PSHX					Op Code Irrelevant Data Index Register (Low Order Byte Index Register (High Order Byte				
PULX 5 1 Op Cc 2 Op Cc 3 Stack 4 Stack			Op Code Address Op Code Address + 1 Stack Pointer Stack Pointer + 1 Stack Pointer +2	1 1 1 1	Op Code Irrelevant Data Irrelevant Data Index Register (High Order Byte Index Register (Low Order Byte				
RTS 5 1 Op Code Address 2 Op Code Address 3 Stack Pointer 4 Stack Pointer + 1 5 Stack Pointer + 2				1 1 1	Op Code Irrelevant Data Irrelevant Data Address of Next Instruction (High Order Byte) Address of Next Instruction (Low Order Byte)				
WAI**	9	1 2 3 4	Op Code Address Op Code Address + 1 Stack Pointer Stack Pointer = 1	1 1 0 0	Op Code Op Code of Next Instruction Return Address (Low Order Byte Return Address (High Order Byte				



Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

362

Table 12 Cycle by Cycle Operation (Continued)

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W Line	Data Bus			
WAI**	 	5	Stack Pointer - 2	0	Index Register (Low Order Byte)			
***	1	6	Stack Pointer - 3	0	Index Register (High Order Byte)			
	1	7	Stack Pointer - 4	0	Contents of Accumulator A			
		8	Stack Pointer - 5	0	Contents of Accumulator B			
		9	Stack Pointer - 6	0	Contents of Cond. Code Register			
MUL	10	1	Op Code Address	1	Op Code			
	1	2	Op Code Address + 1	1	Irrelevant Data			
		3	Address Bus FFFF	1	Low Byte of Restart Vector			
		4	Address Bus FFFF	1	Low Byte of Restart Vector			
		5	Address Bus FFFF	1	Low Byte of Restart Vector			
		6	Address Bus FFFF	1	Low Byte of Restart Vector			
		7	Address Bus FFFF	1	Low Byte of Restart Vector			
		8	Address Bus FFFF	1	Low Byte of Restart Vector			
	1	9	Address Bus FFFF	1	Low Byte of Restart Vector			
		10	Address Bus FFFF	1	Low Byte of Restart Vector			
RTI	10	1	Op Code Address	1	Op Code			
	i	2	Op Code Address + 1	1	Irrelevant Data			
		3	Stack Pointer	1	Irrelevant Data			
		4	Stack Pointer + 1	1	Contents of Cond. Code Reg.			
	1				from Stack Contents of Accumulator B			
		5	Stack Pointer + 2	1	from Stack			
		6	Stack Pointer + 3	1	Contents of Accumulator A			
	1				from Stack			
		7	Stack Pointer + 4	1	Index Register from Stack			
		'	1		(High Order Byte)			
	İ	8	Stack Pointer + 5	1	Index Register from Stack			
	Į.		1		(Low Order Byte)			
	İ	9	Stack Pointer + 6	1	Next Instruction Address from			
	1	1	l .		Stack (High Order Byte)			
		10	Stack Pointer + 7	1	Next Instruction Address from Stack (Low Order Byte)			
	1	 	O- C- to Address	1	Op Code			
SWI	12	1	Op Code Address	1	Irrelevant Data			
		2	Op Code Address + 1					
		3	Stack Pointer	0	Return Address (Low Order Byt			
	1	4	Stack Pointer - 1	0	Return Address (High Order Byt			
	1	5	Stack Pointer - 2	0	Index Register (Low Order Byte			
	-	6	Stack Pointer - 3	0	Index Register (High Order Byte			
	i	7	Stack Pointer - 4	0	Contents of Accumulator A			
		8	Stack Pointer - 5	0	Contents of Accumulator B			
	1	9	Stack Pointer - 6	0	Contents of Cond. Code Registe			
	1	10	Stack Pointer - 7	1	Irrelevant Data			
		11	Vector Address FFFA (Hex)	1	Address of Subroutine			
		12	Vector Address FFFB (Hex)	1	(High Order Byte) Address of Subroutine			
	ì	1 12	Aecros Worsess ELED (Hest)		(Low Order Byte)			



^{••} While the MPU is in the "Wait" state, its bus state will appear as a series of MPU reads of an address which is seven locations less than the original contents of the Stack Pointer. Contrary to the HD6800, none of the ports are driven to the high impedance state by a WAI instruction.

Table 12 Cycle by Cycle Operation (Continued)

RELATIVE

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W Line	Data Bus
BCC BHT BNE	3	1	Op Code Address	1	Op Code
BCS BLE BPL		2	Op Code Address + 1	1	Branch Offset
BEQ BLS BRA BGE BLT BVC BGT BMT BVS BRN		3	Address Bus FFFF	1	Low Byte of Restart Vector
BSR	6	1	Op Code Address	1	Op Code
	1	2	Op Code Address + 1	1	Branch Offset
		3	Address Bus FFFF	1	Low Byte of Restart Vector
		4	Subroutine Starting Address	1	Op Code of Next Instruction
		5	Stack Pointer	0	Return Address (Low Order Byte)
		6	Stack Pointer - 1	0	Return Address (High Order Byte)

Summary of Undefined Instruction Operations

The HD6803 has 36 underfined instructions. When these are carried out, the contents of Register and Memory in MPU change at random.

When the op codes (4E, 5E) are used to execute the MPU continues to increase the program counter and it will not stop until the Reset signal enters. These op codes are used to test the LSI.

Table 13 Op codes Map

	P				•	ACC	ACC	_		AC	CA or	SP		A	CCB or	X	
င်ဝ	DE					A	B	IND	EXT	IMM	DIR	IND	EXT	IMM	DIR	IND	EXT
	н	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
ro _		0	1	2	3	4	5	6	7	8	9	A	В	С	D	E	F
0000	0		SBA	BRA	TSX	NEG			SUB								
0001	1	NOP	CBA	BRN	INS	INS							MP				
0010	2			ВНІ	PULA (+1)			SBC									
0011	3			BLS	PULB (+1) COM			• SUBD (+2) • ADDD (+2)									
0100	4	LSRD (+1)		BCC	DES LSR			AND									
0101	5	ASLD (+1)		BCS	TXS			BIT									
0110	6	TAP	TAB	BNE	PSHA	A ROR			LDA								
0111	7	TPA	TBA	BEQ	PSHB		Α:	SR				STA				STA	
1000	8	INX (+1)		BVC	PULX (+2)	ASL		EOR									
1001	9	DEX (+1)	DAA	B∨S	RTS (+2)	+2) ROL				ADC							
1010	A	CLV		BPL	ABX	ABX DEC			ORA								
1011	В	SEV	ABA	ВМІ	RT1 (+7)				ADD								
1100		CLC		8GE	PSHX (+1)	(+1) INC			• CPX (+2)			<u> </u>	• LDD (+1)				
1101	D	SEC		BLT	MUL (+7)	TST			BSR (+2)			• (+1)	(+1) STD (+1)				
1110	E	CLI		BGT	WAI (+6)	JMP (-3)		(-3)	• LDS (+1)			٠.	• LDX (+1)				
1111	F	SEI		BLE	SWI (+9)		CI	R		(+1)		TS (+1	1)	• (+1)	S	TX (+1	1)
BYTE/C	YCLE	1/2	1/2	2/3	1/3	1/2	1/2	2/6	3/6	2/2	2/3	2/4	3/4	2/2	2/3	2/4	3/4


[NOTES]

- 1) Undefined Op codes are marked with ______.
- 2) () indicate that the number in parenthesis must be added to the cycle count for that instruction.
- 3) The instructions shown below are all 3 bytes and are marked with "*".

 Immediate addressing mode of SUBD, CPX, LDS, ADDD, LDD and LDX instructions, and undefined op codes (8F, CD, CF).
- 4) The Op codes (4E, 5E) are 1 byte/= cycles instructions, and are marked with "**"

@HITACHI

364 Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300



@HITACHI

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane. CA 94005-1819 • (415) 589-8300




Figure 17 HD6803 MPU Expanded Multiplexed Bus

■ Caution for the HD6803 Family SCI, TIMER Status Flag
The flags shown in Table 14 are cleared by reading/writing
(flag reset condition 2) the data register corresponding to each
flag after reading the status register (flag reset condition 1).

To clear the flag correctly, take the following procedure:

- 1. Read the status register.
- 2. Test the flag.
- 3. Read the data register.

Table 14 Status Flag Reset Conditions

	Status Flag	Flag Reset Condition 1 (Status Register)	Flag Reset Condition 2 (Data Register)		
	ICF		ICR/Read OCR/Write TC/Read		
TIMER OCF	OCF	When each flag is "1", TRCSR/Read			
	TOF	i ncon/ nead			
scı	RDRF		200/04		
	ORFE	When each flag is "1",	RDR/Read		
Γ	TDRE	TRCSR/Read	TDR/Write		