

HD74AC126/HD74ACT126


●Quad Buffer/Line Driver with 3-State Output

Description

The HD74AC126/HD74ACT126 is an quad buffer and line driver designed to be employed as a memory address driver, clock driver and bus oriented transmitter/receiver which provides improved PC board density.

- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- Outputs Source/Sink 24 mA
- HD74ACT126 has TTL-Compatible Inputs


Logic Symbol



Pin Names

- D Data Inputs
- E 3-State Output Enable Inputs (Active High)
- O Outputs

Pin Assignment



(Top View)

Truth Table

Inputs		Output
E	D	
H	L	L
H	H	H
L	X	Z

H = High Voltage Level
L = Low Voltage Level
X = Immaterial
Z = High Impedance

DC Characteristics (unless otherwise specified)

Symbol	Parameter	Max	Unit	Condition
I _{CC}	Maximum Quiescent Supply Current	80	μA	V _{IN} = V _{CC} or Ground, V _{CC} = 5.5V, Ta = Worst Case
I _{CC}	Maximum Quiescent Supply Current	8.0	μA	V _{IN} = V _{CC} or Ground, V _{CC} = 5.5V, Ta = 25°C
I _{CC1}	Maximum I _{CC} /Input (HD74ACT126)	1.5	mA	V _{IN} = V _{CC} - 2.1V V _{CC} = 5.5V Ta = Worst Case

AC Characteristics : HD74AC126

Symbol	Parameter	V _{CC} * (V)	Ta = +25°C CL = 50pF			Ta = -40°C to +85°C CL = 50pF		Unit
			Min	Typ	Max	Min	Max	
t _{PLH}	Propagation Delay	3.3 5.0	1.0 1.0	6.5 5.5	9.0 7.0	1.0 1.0	10.0 7.5	ns
t _{PHL}	Propagation Delay	3.3 5.0	1.0 1.0	6.5 5.0	9.0 7.0	1.0 1.0	10.0 7.5	
t _{PZL}	Enable Time	3.3 5.0	1.0 1.0	6.5 5.5	12.5 9.0	1.0 1.0	13.0 9.5	
t _{PHZ}	Enable Time	3.3 5.0	1.0 1.0	7.0 5.5	12.0 9.0	1.0 1.0	13.0 9.5	
t _{PLZ}	Disable Time	3.3 5.0	1.0 1.0	8.0 6.5	12.0 10.0	1.0 1.0	12.5 10.5	
t _{PZH}	Disable Time	3.3 5.0	1.0 1.0	7.0 6.0	12.5 10.0	1.0 1.0	13.5 10.5	

* Voltage Range 3.3 is 3.3V ± 0.3V
Voltage Range 5.0 is 5.0V ± 0.5V

AC Characteristics HD74ACT126

Symbol	Parameter	V _{CC} * (V)	Ta = +25°C CL = 50pF			Ta = -40°C to +85°C CL = 50pF		Unit
			Min	Typ	Max	Min	Max	
t _{PLH}	Propagation Delay	5.0	1.0	6.5	9.0	1.0	10.0	ns
t _{PHL}	Propagation Delay	5.0	1.0	7.0	9.0	1.0	10.0	
t _{PZH}	Enable Time	5.0	1.0	6.0	9.0	1.0	10.0	
t _{PZL}	Enable Time	5.0	1.0	7.0	10.0	1.0	11.0	
t _{PHZ}	Disable Time	5.0	1.0	8.0	10.5	1.0	11.5	
t _{PLZ}	Disable Time	5.0	1.0	7.0	10.5	1.0	11.5	

* Voltage Range 5.0 is 5.0V ± 0.5V

Capacitance

Symbol	Parameter	Typ	Unit	Condition
C _{IN}	Input Capacitance	4.5	pF	V _{CC} = 5.5V
C _{PD}	Power Dissipation Capacitance	45.0	pF	V _{CC} = 5.0V

Package Information

In the HD74AC series of Advanced CMOS logic, either plastic DIP and small outline packages can be selected.

To order, please refer to the following package code.


• Package code of Advanced CMOS Logic

HD74AC XXXX P


Package code
 P: Plastic DIP,
 FP: Small outline package
 Individual device code
 74AC: Commercial FACT
 74ACT: Commercial
 TTL-Compatible
 Advanced CMOS
 Initial cad of Hitachi
 digital IC

Plastic DIP Package [Unit: mm (inch)]


14 Pin type




16 Pin type



20 Pin type




24 Pin type




Package Information

Small Outline Package [Unit: mm (inch)]

14 Pin type



16 Pin type



20 Pin type

