


HD74AC280/HD74ACT280 ●9-Bit Parity Generator/Checker

Description

The HD74AC280/HD74ACT280 is a high-speed parity generator/checker that accepts nine bits of input data and detects whether an even or an odd number of these inputs is High. If an even number of inputs is High, the Sum Even output is High. If an odd number is High, the Sum Even output is Low. The Sum Odd output is the complement of the Sum Even output.

- Outputs Source/Sink 24 mA
- HD74ACT280 has TTL-Compatible Inputs

Logic Symbol




Truth Table

Number of High inputs I ₀ -I ₈	Outputs	
	Σ Even	Σ Odd
0, 2, 4, 6, 8	H	L
1, 3, 5, 7, 9	L	H

H = High Voltage Level
L = Low Voltage Level

Pin Assignment




(Top View)

Pin Names

- I₀ – I₈ Data Inputs
- ΣO Odd Parity Output
- ΣE Even Parity Output

HD74AC280/HD74ACT280

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

DC Characteristics (unless otherwise specified)

Symbol	Parameter	Max	Unit	Condition
I _{cc}	Maximum Quiescent Supply Current	80	μA	V _{IN} = V _{CC} or Ground, V _{CC} = 5.5V, Ta = Worst Case
I _{cc}	Maximum Quiescent Supply Current	8.0	μA	V _{IN} = V _{CC} or Ground, V _{CC} = 5.5V, Ta = 25°C
I _{ccT}	Maximum I _{cc} /Input (HD74ACT280)	1.5	mA	V _{IN} = V _{CC} - 2.1V, V _{CC} = 5.5V, Ta = Worst Case

AC Characteristics : HD74AC280

Symbol	Parameter	V _{CC} * (V)	Ta = +25°C CL = 50pF			Ta = -40°C to +85°C CL = 50pF		Unit
			Min	Typ	Max	Min	Max	
t _{PLH}	Propagation Delay	3.3	1.0	14.5	17.0	1.0	18.5	ns
		5.0	1.0	11.0	13.0	1.0	14.5	
t _{PHL}	Propagation Delay	3.3	1.0	14.5	17.0	1.0	18.5	ns
		5.0	1.0	11.0	13.0	1.0	14.5	

*Voltage Range 3.3 is 3.3V ± 0.3V

Voltage Range 5.0 is 5.0V ± 0.5V

AC Characteristics : HD74ACT280

Symbol	Parameter	V _{CC} * (V)	Ta = +25°C CL = 50pF			Ta = -40°C to +85°C CL = 50pF		Unit
			Min	Typ	Max	Min	Max	
t _{PLH}	Propagation Delay	5.0	1.0	12.5	15.0	1.0	16.5	ns
t _{PHL}	Propagation Delay	5.0	1.0	12.5	15.0	1.0	16.5	ns

*Voltage Range 5.0 is 5.0V ± 0.5V

Capacitance

Symbol	Parameter	Typ	Unit	Condition
C _{IN}	Input Capacitance	4.5	pF	V _{CC} = 5.5V
C _{PD}	Power Dissipation Capacitance	60.0	pF	V _{CC} = 5.0V

Package Information

In the HD74AC series of Advanced CMOS logic, either plastic DIP and small outline packages can be selected.

To order, please refer to the following package code.


• Package code of Advanced CMOS Logic

HD74AC XXXX P


Package code
 P: Plastic DIP,
 FP: Small outline package
 Individual device code
 74AC: Commercial FACT
 74ACT: Commercial
 TTL-Compatible
 Advanced CMOS
 Initial cad of Hitachi
 digital IC

Plastic DIP Package [Unit: mm (inch)]


14 Pin type




16 Pin type



20 Pin type




24 Pin type




Package Information

Small Outline Package [Unit: mm (inch)]

14 Pin type



16 Pin type



20 Pin type

