



92D 10427 D T-49-11

HD74HC181 • Arithmetic Logic Unit/Function Generator**■ FEATURES**

- High Speed Operation
- High Output Current: Fanout of 10 LSTTL Loads
- Wide Operating Voltage: $V_{CC}=2\sim 6V$
- Low Input Current: $1\mu A$ max.
- Low Quiescent Supply Current: I_{CC} (static)= $4\mu A$ max. ($T_a=25^\circ C$)

■ PIN ARRANGEMENT

(Top View)

■ LOGIC DIAGRAM

92D 10428 D

HD74HC181

T-49-11

The HD74HC181 is arithmetic logic unit (ALU)/function generator that have a complexity of 75 equivalent gates. This circuit performs 16 binary arithmetic operations on two 4-bit words as shown in Function Table (Table 1 and 2).

These operations are selected by the four function-select lines (S_0, S_1, S_2, S_3) and include addition, subtraction, decrement, and straight transfer.

When performing arithmetic manipulations, the internal carries must be enabled by applying a low-level voltage to the mode control input (M).

A full carry look-ahead scheme is made available in this device for fast, simultaneous carry generation by means of two cascade-outputs (pin 15 and 17) for the four bits in the package. When used in conjunction with the HD74HC182 full carry look-ahead circuits, high-speed arithmetic operations can be performed. The typical addition times shown above illustrate the little additional time required for addition of longer words when full carry look-ahead is employed. If high speed is not of importance, a ripple-carry input (C_n) and a ripple-carry output (C_{n+4}) are available. However, the ripple-carry delay has also been minimized so that arithmetic manipulations for small word lengths can be performed without external circuitry.

The HD74HC181 will accommodate active-high or active-low data if the pin designations are interpreted as follows.

| Pin No. | 2 | 1 | 23 | 22 | 21 | 20 | 19 | 18 |
|----------------------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|
| Active-high data (Table 1) | A_0 | B_0 | A_1 | B_1 | A_2 | B_2 | A_3 | B_3 |
| Active-low data (Table 2) | \bar{A}_0 | \bar{B}_0 | \bar{A}_1 | \bar{B}_1 | \bar{A}_2 | \bar{B}_2 | \bar{A}_3 | \bar{B}_3 |
| Pin No. | 9 | 10 | 11 | 13 | 7 | 16 | 15 | 17 |
| Active-high data (Table 1) | F_0 | F_1 | F_2 | F_3 | C_n | C_{n+4} | X | Y |
| Active-low data (Table 2) | \bar{F}_0 | \bar{F}_1 | \bar{F}_2 | \bar{F}_3 | C_n | C_{n+4} | P | G |

Subtraction is accomplished by 1's complement addition where the 1's complement of the subtrahend is generated internally. The resultant output is $A-B-1$, which requires an end-around or forced carry to provide $A-B$.

The HD74HC181 can also be utilized as a comparator. The $A=B$ output is internally decoded from the function outputs (F_0, F_1, F_2, F_3) so that when two words of equal magnitude are applied at the A and B inputs, it will assume a high level to indicate equality ($A=B$). The ALU should be in the subtract mode with $C_n=H$ when performing this comparison. The $A=B$ output is open-drain so that it can be wire-AND connected to give a comparison for more than four bits. The carry output (C_{n+4}) can also be used to supply relative magnitude information. Again, the ALU should be placed in the subtract mode by placing the function select inputs S_3, S_2, S_1, S_0 at L, H, H, L, respectively.

| Input Cn | Output C_{n+4} | Active-high data (Table 1) | Active-low data (Table 2) |
|----------|------------------|----------------------------|---------------------------|
| H | H | $A \leq B$ | $A \geq B$ |
| H | L | $A > B$ | $A < B$ |
| L | H | $A < B$ | $A > B$ |
| L | L | $A \geq B$ | $A \leq B$ |

This circuit have been designed to not only incorporate all of the designer's requirements for arithmetic operations, but also to provide 16 possible functions of two Boolean variables without the use of external circuitry. These logic functions are selected by use of the four function-select inputs (S_0, S_1, S_2, S_3) with the mode-control input (M) at a high level to disable the internal carry. The 16 logic functions are detailed in Table 1 and 2 and include exclusive-OR, NAND, AND NOR, and OR functions.

• Signal Designations

The HD74HC181 together with the HD74HC182 can be used with the signal designations of either Figure 1 or Figure 2. The inversion indicators and the bars over the terminal letter symbols (e.g. \bar{C}) each indicate that the associated input or output is active with respect to the selected function of the device when that input or output is low. That is, a low at \bar{C} means "do carry" while a high means "to not carry". The logic functions and arithmetic operations of Figure 2 are given in Table 2.

Figure 1





Figure 2



■ PIN DESIGNATIONS

| Item | Functions |
|----------------------------------|------------------------|
| $A_3, A_2, \bar{A}_1, \bar{A}_0$ | Word A Inputs |
| $B_3, B_2, \bar{B}_1, \bar{B}_0$ | Word B Inputs |
| S_3, S_2, S_1, S_0 | Function-Select Inputs |
| C_n | Ripple-Carry Input |
| M | Mode Control Input |
| F_3, F_2, F_1, F_0 | Function Outputs |
| $A=B$ | Comparator Output |
| P | Carry Propagate Output |
| C_{n+4} | Ripple-Carry Output |
| G | Carry Generate Output |

92D 10429 D

T-49-1

HD74HC181**FUNCTION TABLE**

● Table 1

| S Inputs | | | | M="H" Logic Functions | Active-high data | |
|----------------|----------------|----------------|----------------|--------------------------|---|----------------------------------|
| S ₃ | S ₂ | S ₁ | S ₀ | | M="L" : Arithmetic Operations C _n ="H" (no carry) | C _n ="L" (with carry) |
| L | L | L | L | F=Ā | F=A | F=A plus 1 |
| L | L | L | H | F=A+B | F=A+B | F=(A+B) plus 1 |
| L | L | H | L | F=ĀB | F=A+B | F=(A+B) plus 1 |
| L | L | H | H | F=0 | F=minus 1 (2's compl) | F=Zero |
| L | H | L | L | F=AB | F=A plus AB | F=A plus AB plus 1 |
| L | H | L | H | F=B | F=(A+B) plus AB | F=(A+B) plus AB plus 1 |
| L | H | H | L | F=A⊕B | F=A minus B minus 1 | F=A minus B |
| L | H | H | H | F=AB | F=AB minus 1 | F=AB |
| H | L | L | L | F=Ā+B | F=A plus AB | F=A plus AB plus 1 |
| H | L | L | H | F=A⊕B | F=A plus B | F=A plus B plus 1 |
| H | L | H | L | F=B | F=(A+B) plus AB | F=(A+B) plus AB plus 1 |
| H | L | H | H | F=AB | F=AB minus 1 | F=AB |
| H | H | L | L | F=1 | F=A plus A* | F=A plus A plus 1 |
| H | H | L | H | F=A+B | F=(A+B) plus A | F=(A+B) plus A plus 1 |
| H | H | H | L | F=A+B | F=(A+B) plus A | F=(A+B) plus A plus 1 |
| H | H | H | H | F=A | F=A minus 1 | F=A |

Notes) H; high level, L; low level

* Each bit is shifted to the next more significant position.

● Table 2

| S Inputs | | | | M="H" Logic Functions | Active-low data | |
|----------------|----------------|----------------|----------------|--------------------------|---|----------------------------------|
| S ₃ | S ₂ | S ₁ | S ₀ | | M="L" : Arithmetic Operations C _n ="L" (no carry) | C _n ="H" (with carry) |
| L | L | L | L | F=Ā | F=A minus 1 | F=A |
| L | L | L | H | F=ĀB | F=AB minus 1 | F=AB |
| L | L | H | L | F=Ā+B | F=AB minus 1 | F=AB |
| L | L | H | H | F=1 | F=minus 1 (2's compl) | F=0 |
| L | H | L | L | F=A+B | F=A plus (A+B) | F=A plus (A+B) plus 1 |
| L | H | L | H | F=B | F=AB plus (A+B) | F=AB plus (A+B) plus 1 |
| L | H | H | L | F=A⊕B | F=A minus B minus 1 | F=A minus B |
| L | H | H | H | F=A+B | F=A+B | F=(A+B) plus 1 |
| H | L | L | L | F=ĀB | F=A plus (A+B) | F=A plus (A+B) plus 1 |
| H | L | L | H | F=A⊕B | F=A plus B | F=A plus B plus 1 |
| H | L | H | L | F=B | F=AB plus (A+B) | F=AB plus (A+B) plus 1 |
| H | L | H | H | F=A+B | F=A+B | F=(A+B) plus 1 |
| H | H | L | L | F=0 | F=A plus A* | F=A plus A plus 1 |
| H | H | L | H | F=AB | F=AB plus A | F=AB plus A plus 1 |
| H | H | H | L | F=AB | F=AB plus A | F=AB plus A plus 1 |
| H | H | H | H | F=A | F=A | F=A plus 1 |

* Each bit is shifted to the next more significant position.

HD74HC181

T-49-11

■ DC CHARACTERISTICS

| Item | Symbol | $V_{cc}(V)$ | Test Conditions | $T_a = 25^\circ C$ | | $T_a = -40 \sim +85^\circ C$ | | Unit |
|--------------------------|----------|-------------|--|--------------------|-----|------------------------------|------|-------------------|
| | | | | min | typ | max | min | |
| Input Voltage | V_{IH} | 2.0 | $V_{in} = V_{IH}$ or V_{IL} | 1.5 | — | — | 1.5 | — |
| | | 4.5 | | 3.15 | — | — | 3.15 | — |
| | | 6.0 | | 4.2 | — | — | 4.2 | — |
| | V_{IL} | 2.0 | | — | — | 0.5 | — | 0.5 |
| | | 4.5 | | — | — | 1.35 | — | 1.35 |
| | | 6.0 | | — | — | 1.8 | — | 1.8 |
| Output Voltage | V_{OH} | 2.0 | $I_{OH} = -20\mu A$ | 1.9 | 2.0 | — | 1.9 | — |
| | | 4.5 | | 4.4 | 4.5 | — | 4.4 | — |
| | | 6.0 | | 5.9 | 6.0 | — | 5.9 | — |
| | | 4.5 | $I_{OH} = -4mA$ | 4.18 | — | — | 4.13 | — |
| | | 6.0 | | 5.68 | — | — | 5.63 | — |
| | V_{OL} | 2.0 | $I_{OL} = -20\mu A$ | — | 0.0 | 0.1 | — | 0.1 |
| | | 4.5 | | — | 0.0 | 0.1 | — | 0.1 |
| | | 6.0 | | — | 0.0 | 0.1 | — | 0.1 |
| | | 4.5 | $I_{OL} = -4mA$ | — | — | 0.26 | — | 0.33 |
| | | 6.0 | | — | — | 0.26 | — | 0.33 |
| Input Current | I_{is} | 6.0 | $V_{in} = V_{cc}$ or GND | — | — | ± 0.1 | — | ± 1.0 μA |
| Quiescent Supply Current | I_{cc} | 6.0 | $V_{in} = V_{cc}$ or GND, $I_{in} = 0 \mu A$ | — | — | 4.0 | — | 40 μA |



92D 10431 D

HD74HC181

T-49-11

■ AC CHARACTERISTICS ($C_L=50\text{pF}$, Input $t_r=t_f=6\text{ns}$)

| Item | Symbol | $V_{cc}(\text{V})$ | Test Conditions | $T_a=25^\circ\text{C}$ | | | $T_a=-40\text{--}+85^\circ\text{C}$ | | Unit |
|------------------------|------------------------|--------------------|---|------------------------|------|------|-------------------------------------|------|------|
| | | | | min. | typ. | max. | min. | max. | |
| Propagation Delay Time | t_{PLH} t_{PHL} | 2.0 | C _n to C _{n+4} | — | — | 150 | — | 190 | ns |
| | | 4.5 | | — | — | 30 | — | 38 | |
| | | 6.0 | | — | — | 26 | — | 33 | |
| | | 2.0 | C _n to any F | — | — | 150 | — | 190 | ns |
| | | 4.5 | | — | — | 30 | — | 38 | |
| | | 6.0 | | — | — | 26 | — | 33 | |
| | | 2.0 | A or B to G $S_0=S_3=V_{cc}$, $S_1=S_2=\text{GND}$ | — | — | 150 | — | 190 | ns |
| | | 4.5 | | — | — | 30 | — | 38 | |
| | | 6.0 | | — | — | 26 | — | 33 | |
| | | 2.0 | A or B to G $S_0=S_3=\text{GND}$, $S_1=S_2=V_{cc}$ | — | — | 150 | — | 190 | ns |
| | | 4.5 | | — | — | 30 | — | 38 | |
| | | 6.0 | | — | — | 26 | — | 23 | |
| | | 2.0 | A or B to P | — | — | 150 | — | 190 | ns |
| | | 4.5 | | — | — | 30 | — | 38 | |
| | | 6.0 | | — | — | 26 | — | 33 | |
| | | 2.0 | A ₁ or B ₁ to F ₁ $S_0=S_3=V_{cc}$, $S_1=S_2=\text{GND}$ | — | — | 240 | — | 300 | ns |
| | | 4.5 | | — | — | 48 | — | 60 | |
| | | 6.0 | | — | — | 41 | — | 51 | |
| | | 2.0 | A or B to C _{n+4} $S_0=S_3=V_{cc}$, $S_1=S_2=\text{GND}$ | — | — | 250 | — | 315 | ns |
| | | 4.5 | | — | — | 50 | — | 63 | |
| | | 6.0 | | — | — | 43 | — | 54 | |
| | | 2.0 | A ₁ or B ₁ to F ₁ $S_1=S_2=V_{cc}$ or M = V _{cc} | — | — | 275 | — | 345 | ns |
| | | 4.5 | | — | — | 55 | — | 69 | |
| | | 6.0 | | — | — | 47 | — | 59 | |
| | | 2.0 | A or B to A=B | — | — | 280 | — | 350 | ns |
| | | 4.5 | | — | — | 56 | — | 70 | |
| | | 6.0 | | — | — | 48 | — | 60 | |
| | | 2.0 | A or B to C _{n+4} $S_0=S_3=\text{GND}$, $S_1=S_2=V_{cc}$ | — | — | 280 | — | 350 | ns |
| | | 4.5 | | — | — | 56 | — | 70 | |
| | | 6.0 | | — | — | 48 | — | 60 | |
| Output Rise/Fall Time | t_{TLH} t_{THL} | 2.0 | | — | — | 75 | — | 95 | ns |
| | | 4.5 | | — | — | 15 | — | 19 | |
| | | 6.0 | | — | — | 13 | — | 16 | |
| Input Capacitance | C_{in} | — | | — | 5 | 10 | — | 10 | pF |


PACKAGE INFORMATION

T-90-20

In the HD74HC series of HS-CMOS logic, either of plastic DIP and small outline packages can be selected.
For your ordering, please refer to the following package code.

● Package code of HS-CMOS Logic


HD74HC XXXXP



■PLASTIC DIP PACKAGE [Unit: mm(inch), scale: 1/1]


914-pin type

•16-pin type




●20-pin type

●24-pin type




■SMALL OUTLINE PACKAGE [Unit: mm(inch), scale: 1½]

● 14-pin type



● 16-pin type

● 20-pin type



Note) Preliminary

0572

F-07

32

 **HITACHI**

Hitachi America Ltd. • 2210 O'Toole Avenue • San Jose, CA 95131 • (408) 435-8300