

92D 10666 DT-52-31

HD74HCT640, HD74HCT643

● Octal Bus Transceivers
(with 3-state outputs)


Both the HD74HCT640 and the HD74HCT643 have one active low enable input ($\bar{G}$), and a direction control (DIR). When the DIR input is high, data flows from the A inputs to the B outputs. When DIR is low, data flows from B to A. The HD74HCT640 transfers inverted data from one bus to the other. The HD74HCT643 transfers inverted data from the A bus to the B bus and non-inverted data from the B bus to the A bus.

FEATURES


- LSTTL Output Logic Level
- Compatibility as well as CMOS Output Compatibility
- High Speed Operation: t_{pd} (A to B)=10ns typ. ($C_L=50pF$)
- High Output Current: Fanout of 15 LSTTL Loads
- Wide Operating Voltage: $V_{CC}=4.5\sim 5.5V$
- Low Input Current: $1\mu A$ max.
- Low Quiescent Supply Current: I_{CC} (static)= $4\mu A$ max. ($T_a=25^\circ C$)

BLOCK DIAGRAM

● HD74HCT640




● HD74HCT643




PIN ARRANGEMENT

● HD74HCT640



● HD74HCT643



92D 10667 D

HD74HCT640, HD74HCT643

T-52-31

■ FUNCTION TABLE

Control Input		Operation	
$\bar{G}$	DIR	HD74HCT640	HD74HCT643
L	L	$\bar{B}$ data to A bus	B data to A bus
L	H	$\bar{A}$ data to B bus	$\bar{A}$ data to B bus
H	X	isolation	isolation

■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Supply Voltage Range	V_{CC}	-0.5~+7.0	V
Input Voltage	V_{IN}	-0.5~ V_{CC} +0.5	V
Output Voltage	V_{OUT}	-0.5~ V_{CC} +0.5	V
DC Current Drain per pin	I_{OUT}	±35	mA
DC Current Drain per V_{CC} , GND	I_{CC}, I_{GND}	±75	mA
DC Input Diode Current	I_{IK}	±20	mA
DC Output Diode Current	I_{OK}	±20	mA
Power Dissipation per Package	P_T	500	mW
Storage Temperature	T_{stg}	-65~+150	°C

■ DC CHARACTERISTICS

Item	Symbol	$V_{CC}(V)$	Test Conditions	$T_a = 25^\circ C$			$T_a = -40 \sim +85^\circ C$		Unit
				min	typ	max	min	max	
Input Voltage	V_{IH}	4.5~5.5		2.0	—	—	2.0	—	V
	V_{IL}	4.5~5.5		—	—	0.8	—	0.8	V
Output Voltage	V_{OH}	4.5	$V_{in} = V_{IH}$ or V_{IL}	$I_{OH} = -20 \mu A$		4.4	—	—	V
		4.5		$I_{OH} = -6 mA$		4.18	—	—	V
	V_{OL}	4.5	$V_{in} = V_{IH}$ or V_{IL}	$I_{OL} = 20 \mu A$		—	—	0.1	V
		4.5		$I_{OL} = 6 mA$		—	—	0.33	V
Off-state output current	I_{OZ}	5.5	$V_{in} = V_{IH}$ or V_{IL} , $V_{out} = V_{CC}$ or GND	—	—	±0.5	—	±5.0	μA
Input Current	I_{in}	5.5	$V_{in} = V_{CC}$ or GND	—	—	±0.1	—	±1.0	μA
Quiescent Current	I_{CC}	5.5	$V_{in} = V_{CC}$ or GND, $I_{out} = 0 \mu A$	—	—	4.0	—	40	μA

■ AC CHARACTERISTICS ($C_L = 50 pF$, Input $t_r = t_f = 6 ns$)

Item	Symbol	$V_{CC}(V)$	Test Conditions	$T_a = 25^\circ C$			$T_a = -40 \sim +85^\circ C$		Unit
				min	typ	max	min	max	
Propagation Delay Time	t_{PLH}	4.5		—	9	18	—	23	ns
	t_{PHL}	4.5		—	11	18	—	23	ns
Output Enable Time	t_{ZH}	4.5		—	14	46	—	58	ns
	t_{ZL}	4.5		—	17	46	—	58	ns
Output Disable Time	t_{HZ}	4.5		—	20	43	—	54	ns
	t_{LZ}	4.5		—	18	43	—	54	ns
Output Rise/Fall Time	t_{TLH}	4.5		—	4	12	—	15	ns
	t_{THL}	4.5		—	4	12	—	15	ns
Input Capacitance	C_{in}	—		—	5	10	—	10	pF



PACKAGE INFORMATION

T-90-20

In the HD74HC series of HS-CMOS logic, either of plastic DIP and small outline packages can be selected.
For your ordering, please refer to the following package code.

● Package code of HS-CMOS Logic

HD74HC XXXXP


Package code (P : Plastic DIP, FP : Small outline package)
Individual device code
Series code of HS-CMOS logic
Initial code of Hitachi digital IC

■ PLASTIC DIP PACKAGE [Unit: mm (inch), scale: 1/1]


● 14-pin type

● 16-pin type

DP-14



DP-16




Note) For the present, both packages of 0.89 and 1.3 can be used. Please refer to the Technical Marketing Dept. for further details.


● 20-pin type

● 24-pin type

DP-20N



DP-24N



Note) Because this is under development, the dimensions may be changed partly.

0571

F-06




Hitachi America Ltd. • 2210 O'Toole Avenue • San Jose, CA 95131 • (408) 435-8300

31

■ SMALL OUTLINE PACKAGE [Unit: mm (inch), scale: 1½]

● 14—pin type

● 16—pin type



● 20—pin type

