

---

# **HD74LVC125**

**Quad. Bus Buffer Gates with 3-state Outputs**

**HITACHI**

ADE-205-108(Z)

Rev.0

October 1995

---

## **Description**

The HD74LVC125 has four bus buffer gates in a 14 pin package. The device require the three state control input C to be taken high to put the output into the high impedance condition, whereas the device requires the control input to be low to put the output into high impedance. Low voltage and high speed operation is suitable at the battery drive product (note type personal computer) and low power consumption extends the life of a battery for long time operation.

## **Features**

- $V_{cc} = 2.0 \text{ V to } 5.5 \text{ V}$
- All inputs  $V_{ih}$  (Max.) = 5.5 V (@ $V_{cc} = 0 \text{ V to } 5.5 \text{ V}$ )
- Typical  $V_{ol}$  ground bounce < 0.8 V (@ $V_{cc} = 3.3 \text{ V}$ ,  $T_a = 25^\circ\text{C}$ )
- Typical  $V_{oh}$  undershoot > 2.0 V (@ $V_{cc} = 3.3 \text{ V}$ ,  $T_a = 25^\circ\text{C}$ )
- High output current  $\pm 24 \text{ mA}$  (@ $V_{cc} = 3.0 \text{ V to } 5.5 \text{ V}$ )

## **Function Table**

Inputs		Outputs Y
C	A	
H	X	Z
L	L	L
L	H	H


H : High level  
L : Low level  
X : Immaterial  
Z : High impedance

---

## HD74LVC125

---

### Pin Arrangement



### Absolute Maximum Ratings

Item	Symbol	Ratings	Unit	Conditions
Supply voltage	$V_{cc}$	-0.5 to 6.0	V	
Input diode current	$I_{ik}$	-50	mA	$V_i = -0.5$ V
Input voltage	$V_i$	-0.5 to 6.0	V	
Output diode current	$I_{ok}$	-50 50	mA mA	$V_o = -0.5$ V $V_o = V_{cc} + 0.5$ V
Output voltage	$V_o$	-0.5 to $V_{cc} + 0.5$	V	Output "H" or "L"
Output current	$I_o$	$\pm 50$	mA	
$V_{cc}$ , GND current / pin	$I_{cc}$ or $I_{GND}$	100	mA	
Storage temperature	Tstg	-65 to +150	°C	

Note: The absolute maximum ratings are values which must not individually be exceeded, and furthermore, no two of which may be realized at the same time.

**Recommended Operating Conditions**

Item	Symbol	Ratings	Unit	Conditions
Supply voltage	$V_{cc}$	1.5 to 5.5	V	Data retention
		2.0 to 5.5	V	At operation
Input / output voltage	$V_i$	0 to 5.5	V	C, A
		0 to $V_{cc}$	V	Output "H" or "L"
Operating temperature	$T_a$	-40 to 85	°C	
Output current	$I_{oh}$	-12	mA	$V_{cc} = 2.7\text{ V}$
		-24 <sup>2</sup>	mA	$V_{cc} = 3.0\text{ V to }5.5\text{ V}$
	$I_{ol}$	12	mA	$V_{cc} = 2.7\text{ V}$
		24 <sup>2</sup>	mA	$V_{cc} = 3.0\text{ V to }5.5\text{ V}$
Input rise / fall time <sup>1</sup>	$t_r, t_f$	10	ns/V	

Notes: 1. This item guarantees maximum limit when one input switches.

Waveform : Refer to test circuit of switching characteristics.

2. duty cycle  $\leq 50\%$

## HD74LVC125


### Electrical Characteristics

Item	Symbol	$V_{cc}$ (V)	Ta = -40 to 85°C			Test Conditions
			Min	Max	Unit	
Input voltage	$V_{IH}$	2.7 to 3.6	2.0	—	V	
		4.5 to 5.5	$V_{cc} \times 0.7$	—	V	
	$V_{IL}$	2.7 to 3.6	—	0.8	V	
		4.5 to 5.5	—	$V_{cc} \times 0.3$	V	
Output voltage	$V_{OH}$	2.7 to 5.5	$V_{cc} - 0.2$	—	V	$I_{OH} = -100 \mu A$
		2.7	2.2	—	V	$I_{OH} = -12 mA$
		3.0	2.4	—	V	
		3.0	2.0	—	V	$I_{OH} = -24 mA$
		4.5	3.8	—	V	
	$V_{OL}$	2.7 to 5.5	—	0.2	V	$I_{OL} = 100 \mu A$
		2.7	—	0.4	V	$I_{OL} = 12 mA$
		3.0	—	0.55	V	$I_{OL} = 24 mA$
		4.5	—	0.55	V	
Input current	$I_{IN}$	0 to 5.5	—	$\pm 5.0$	$\mu A$	$V_{IN} = 5.5 V_{cc}$ GND
Quiescent supply current	$I_{cc}$	2.7 to 5.5	—	10	$\mu A$	$V_{IN} = V_{cc}$ or GND
	$\Delta I_{cc}$	3.0 to 3.6	—	500	$\mu A$	$V_{IN} = \text{one input at } (V_{cc} - 0.6)V$ , other inputs at $V_{cc}$ or GND
Off state output current	$I_{OZ}$	5.5	—	$\pm 10$	$\mu A$	$V_{IN} = V_{cc}$ , GND $V_{OUT} = V_{cc}$ or GND
Quiescent supply current	$I_{cc}$	5.5	—	20	$\mu A$	$V_{IN} = V_{cc}$ or GND

## Switching Characteristics


Item	Symbol	$V_{cc}$ (V)	Ta = -40 to 85°C			Unit	From (Input)	To (Output)
			Min	Typ	Max			
Propagation delay time	$t_{PLH}$	2.7	—	5.0	7.0	ns	A	Y
	$t_{PHL}$	$3.3 \pm 0.3$	1.5	4.0	6.5	ns		
		$5.0 \pm 0.5$	—	3.0	5.0	ns		
Output enable time	$t_{ZH}$	2.7	—	5.5	8.0	ns	C	Y
	$t_{ZL}$	$3.3 \pm 0.3$	1.5	4.0	7.0	ns		
		$5.0 \pm 0.5$	—	3.0	5.5	ns		
Output disable time	$t_{HZ}$	2.7	—	3.5	6.5	ns	C	Y
	$t_{LZ}$	$3.3 \pm 0.3$	1.5	3.0	5.5	ns		
		$5.0 \pm 0.5$	—	2.5	4.5	ns		
Input capacitance	$C_{in}$	2.7	—	3.0	—	pF		
Output capacitance	$C_o$	2.7	—	15.0	—	pF		

## Test Circuit



## HD74LVC125


### Waveforms – 1



Notes:

1.  $t_r = 2.5 \text{ ns}$ ,  $t_f = 2.5 \text{ ns}$
2. Input waveform : PRR = 10 MHz, duty cycle 50%

### Waveforms – 2



TEST	$V_{cc}=2.7\text{V}$ $3.3\pm0.3\text{V}$	$V_{cc}=5.0\pm0.5\text{V}$
$V_{IH}$	2.7 V	$V_{cc}$
$V_{ref}$	1.5 V	$50\%V_{cc}$
$V_{OH1}$	3 V	$V_{cc}$
$V_{OL1}$	GND	GND

Notes:

1.  $t_r = 2.5 \text{ ns}$ ,  $t_f = 2.5 \text{ ns}$
2. Input waveform : PRR = 10 MHz, duty cycle 50%
3. Waveform – A shows input conditions such that the output is "L" level when enable by the output control.
4. Waveform – B shows input conditions such that the output is "H" level when enable by the output control.