
HD74LVC16373A

16-bit D-type Transparent Latches with 3-state Outputs

HITACHI

Description

The HD74LVC16373A has sixteen D type latches with three state outputs in a 48 pin package. When the latch enable input is high, the Q outputs will follow the D inputs. When the latch enable goes low, data at the D inputs will be retained at the outputs until latch enable returns high again. When a high logic level is applied to the output control input ($1\bar{G}$, $2\bar{G}$), all outputs go to a high impedance state, regardless of what signals are present at the other inputs and the state of the storage elements. Low voltage and high speed operation is suitable at the battery drive product (note type personal computer) and low power consumption extends the life of a battery for long time operation.

Features

- $V_{cc} = 2.0 \text{ V to } 5.5 \text{ V}$
- All inputs V_{ih} (Max.) = 5.5 V (@ $V_{cc} = 0 \text{ V to } 5.5 \text{ V}$)
- All outputs V_{out} (Max.) = 5.5 V (@ $V_{cc} = 0 \text{ V or output off state}$)
- Typical V_{ol} ground bounce < 0.8 V (@ $V_{cc} = 3.3 \text{ V}$, $T_a = 25^\circ\text{C}$)
- Typical V_{oh} undershoot > 2.0 V (@ $V_{cc} = 3.3 \text{ V}$, $T_a = 25^\circ\text{C}$)
- High output current $\pm 24 \text{ mA}$ (@ $V_{cc} = 3.0 \text{ V to } 5.5 \text{ V}$)

Function Table

Inputs			
\bar{G}	LE	D	Output Q
H	X	X	Z
L	H	L	L
L	H	H	H
L	L	X	Q_0

H: High level

L: Low level


X: Immaterial

Z: High impedance

Q_0 : Level of Q before the indicated steady input conditions were established.

HD74LVC16373A

Pin Arrangement



Absolute Maximum Ratings

Item	Symbol	Ratings	Unit	Conditions
Supply voltage	V_{cc}	-0.5 to 6.0	V	
Input diode current	I_{ik}	-50	mA	$V_i = -0.5 \text{ V}$
Input voltage	V_i	-0.5 to 6.0	V	
Output diode current	I_{ok}	-50	mA	$V_o = -0.5 \text{ V}$
		50	mA	$V_o = V_{cc} + 0.5 \text{ V}$
Output voltage	V_o	-0.5 to $V_{cc} + 0.5$	V	Output "H" or "L"
		-0.5 to 6.0	V	Output "Z" or $V_{cc}:\text{OFF}$
Output current	I_o	± 50	mA	
V_{cc} , GND current / pin	I_{cc} or I_{GND}	100	mA	
Storage temperature	Tstg	-65 to +150	°C	

Note: The absolute maximum ratings are values which must not individually be exceeded, and furthermore, no two of which may be realized at the same time.

Recommended Operating Conditions

Item	Symbol	Ratings	Unit	Conditions
Supply voltage	V_{cc}	1.5 to 5.5	V	Data hold
		2.0 to 5.5	V	At operation
Input / output voltage	V_i	0 to 5.5	V	\bar{G} , LE, D
	V_o	0 to V_{cc}	V	Output "H" or "L"
		0 to 5.5	V	Output "Z" or $V_{cc}:\text{OFF}$
Operating temperature	Ta	-40 to 85	°C	
Output current	I_{oh}	-12	mA	$V_{cc} = 2.7 \text{ V}$
		-24 ²	mA	$V_{cc} = 3.0 \text{ V to } 5.5 \text{ V}$
	I_{ol}	12	mA	$V_{cc} = 2.7 \text{ V}$
		24 ²	mA	$V_{cc} = 3.0 \text{ V to } 5.5 \text{ V}$
Input rise / fall time ¹	t_r, t_f	10	ns/V	

Notes: 1. This item guarantees maximum limit when one input switches.

Waveform : Refer to test circuit of switching characteristics.

2. duty cycle $\leq 50\%$

HD74LVC16373A

Electrical Characteristics

Item	Symbol	V_{cc} (V)	Ta = -40 to 85°C		
			Min	Max	Unit
Input voltage	V_{IH}	2.7 to 3.6	2.0	—	V
		4.5 to 5.5	$V_{cc} \times 0.7$	—	V
Output voltage	V_{IL}	2.7 to 3.6	—	0.8	V
		4.5 to 5.5	—	$V_{cc} \times 0.3$	V
Output voltage	V_{OH}	2.7 to 5.5	$V_{cc} - 0.2$	—	V
		2.7	2.2	—	V
		3.0	2.4	—	V
		3.0	2.2	—	V
		4.5	3.8	—	V
Output voltage	V_{OL}	2.7 to 5.5	—	0.2	V
		2.7	—	0.4	V
		3.0	—	0.55	V
		4.5	—	0.55	V
Input current	I_{IN}	0 to 5.5	—	± 5.0	μA
Off state output current	I_{OZ}	2.7 to 5.5	—	± 5.0	μA
Quiescent supply current		V_{cc}	2.7 to 3.6	—	± 20
			2.7 to 5.5	—	μA
		ΔI_{cc}	3.0 to 3.6	—	500
					μA
					$V_{IN} = V_{cc}$ or GND
					$V_{IN} = V_{cc}, GND$
					$V_{OUT} = 5.5$ V or GND

Switching Characteristics


Item	Symbol	V _{cc} (V)	Ta = -40 to 85°C			Unit	From (Input)	To (Output)
			Min	Typ	Max			
Propagation delay time	t _{PLH}	2.7	—	—	7.7	ns	D	Q
	t _{PLH}	3.3±0.3	1.5	—	7.0	ns		
	t _{PLH}	5.0±0.5	—	—	5.5	ns		
	t _{PLH}	2.7	—	—	8.0	ns	LE	Q
	t _{PLH}	3.3±0.3	2.0	—	7.0	ns		
	t _{PLH}	5.0±0.5	—	—	5.5	ns		
Output enable time	t _{ZH}	2.7	—	—	8.0	ns	̄G	̄Q
	t _{ZL}	3.3±0.3	1.5	—	7.0	ns		
	t _{ZL}	5.0±0.5	—	—	6.0	ns		
Output disable time	t _{HZ}	2.7	—	—	8.0	ns	̄G	̄Q
	t _{LZ}	3.3±0.3	1.5	—	7.0	ns		
	t _{LZ}	5.0±0.5	—	—	6.0	ns		
Setup time	t _{su}	2.7	2.0	—	—	ns		
	t _{su}	3.3±0.3	2.0	—	—	ns		
	t _{su}	5.0±0.5	2.0	—	—	ns		
Hold time	t _h	2.7	1.5	—	—	ns		
	t _h	3.3±0.3	1.5	—	—	ns		
	t _h	5.0±0.5	1.5	—	—	ns		
Pulse width	t _w	2.7	3.0	—	—	ns		
	t _w	3.3±0.3	3.0	—	—	ns		
	t _w	5.0±0.5	3.0	—	—	ns		
Between output pins skew ¹	t _{OSLH}	2.7	—	—	—	ns		
	t _{OSLH}	3.3±0.3	—	—	1.0	ns		
	t _{OSLH}	5.0±0.5	—	—	1.0	ns		
Input capacitance	C _{IN}	2.7	—	3.0	—	pF		
Output capacitance	C _O	2.7	—	15.0	—	pF		

Note: 1. This parameter is characterized but not tested.


$$tos_{LH} = | t_{PLHm} - t_{PLHn} |, tos_{HL} = | t_{PHLm} - t_{PHLn} |$$



HD74LVC16373A

Test Circuit




Waveforms – 1



Waveforms – 2**Waveforms – 3**

HD74LVC16373A

Waveforms – 4



- Notes:
1. $t_r = 2.5$ ns, $t_f = 2.5$ ns
 2. Input waveform : PRR = 10 MHz, duty cycle 50%
 3. Waveform – A shows input conditions such that the output is "L" level when enable by the output control.
 4. Waveform – B shows input conditions such that the output is "H" level when enable by the output control.