

---

# HD74LVC373

Octal D-type Transparent Latches with 3-state Outputs

**HITACHI**

ADE-205-112(Z)

Rev.0

October 1995

---

## Description

The HD74LVC373 has eight D type latches with three state outputs in a 20 pin package. When the latch enable input is high, the Q outputs will follow the D inputs. When the latch enable goes low, data at the D inputs will be retained at the outputs until latch enable returns high again. When a high logic level is applied to the output control input, all outputs go to a high impedance state, regardless of what signals are present at the other inputs and the state of the storage elements. Low voltage and high speed operation is suitable at the battery drive product (note type personal computer) and low power consumption extends the life of a battery for long time operation.

## Features

- $V_{cc} = 2.0 \text{ V to } 5.5 \text{ V}$
- All inputs  $V_{ih}(\text{Max.}) = 5.5 \text{ V} (@V_{cc} = 0 \text{ V to } 5.5 \text{ V})$
- Typical  $V_{ol}$  ground bounce < 0.8 V ( $@V_{cc} = 3.3 \text{ V}, Ta = 25^\circ\text{C}$ )
- Typical  $V_{oh}$  undershoot > 2.0 V ( $@V_{cc} = 3.3 \text{ V}, Ta = 25^\circ\text{C}$ )
- High output current  $\pm 24 \text{ mA} (@V_{cc} = 3.0 \text{ V to } 5.5 \text{ V})$

## Function Table

Inputs			
$\bar{G}$	LE	D	Output Q
H	X	X	Z
L	H	L	L
L	H	H	H
L	L	X	$Q_0$

H : High level

L : Low level

X : Immaterial

Z : High impedance


$Q_0$  : Level of Q before the indicated steady input conditions were established.

---

## HD74LVC373

---

### Pin Arrangement



### Absolute Maximum Ratings

Item	Symbol	Ratings	Unit	Conditions
Supply voltage	$V_{cc}$	-0.5 to 6.0	V	
Input diode current	$I_{ik}$	-50	mA	$V_i = -0.5 \text{ V}$
Input voltage	$V_i$	-0.5 to 6.0	V	
Output diode current	$I_{ok}$	-50	mA	$V_o = -0.5 \text{ V}$
		50	mA	$V_o = V_{cc} + 0.5 \text{ V}$
Output voltage	$V_o$	-0.5 to $V_{cc} + 0.5$	V	Output "H" or "L"
Output current	$I_o$	$\pm 50$	mA	
$V_{cc}$ , GND current / pin	$I_{cc}$ or $I_{GND}$	100	mA	
Storage temperature	$T_{stg}$	-65 to +150	°C	

Note: The absolute maximum ratings are values which must not individually be exceeded, and furthermore, no two of which may be realized at the same time.

### Recommended Operating Conditions

Item	Symbol	Ratings	Unit	Conditions
Supply voltage	$V_{cc}$	1.5 to 5.5	V	Data retention
		2.0 to 5.5	V	At operation
Input / output voltage	$V_i$	0 to 5.5	V	$\bar{G}, LE, D$
	$V_o$	0 to $V_{cc}$	V	Output "H" or "L"
Operating temperature	$T_a$	-40 to 85	°C	
Output current	$I_{oh}$	-12	mA	$V_{cc} = 2.7 \text{ V}$
		-24 <sup>2</sup>	mA	$V_{cc} = 3.0 \text{ V to } 5.5 \text{ V}$
	$I_{ol}$	12	mA	$V_{cc} = 2.7 \text{ V}$
		24 <sup>2</sup>	mA	$V_{cc} = 3.0 \text{ V to } 5.5 \text{ V}$
Input rise / fall time <sup>1</sup>	$t_r, t_f$	10	ns/V	

Notes: 1. This item guarantees maximum limit when one input switches.

Waveform : Refer to test circuit of switching characteristics.

2. duty cycle  $\leq 50\%$

## HD74LVC373

### Electrical Characteristics


Item	Symbol	$V_{cc}$ (V)	Ta = -40 to 85°C			Test Conditions
			Min	Max	Unit	
Input voltage	$V_{IH}$	2.7 to 3.6	2.0	—	V	
		4.5 to 5.5	$V_{cc} \times 0.7$	—	V	
	$V_{IL}$	2.7 to 3.6	—	0.8	V	
		4.5 to 5.5	—	$V_{cc} \times 0.3$	V	
Output voltage	$V_{OH}$	2.7 to 5.5	$V_{cc} - 0.2$	—	V	$I_{OH} = -100 \mu A$
		2.7	2.2	—	V	$I_{OH} = -12 mA$
		3.0	2.4	—	V	
		3.0	2.0	—	V	$I_{OH} = -24 mA$
		4.5	3.8	—	V	
	$V_{OL}$	2.7 to 5.5	—	0.2	V	$I_{OL} = 100 \mu A$
		2.7	—	0.4	V	$I_{OL} = 12 mA$
		3.0	—	0.55	V	$I_{OL} = 24 mA$
		4.5	—	0.55	V	
Input current	$I_{IN}$	0 to 5.5	—	$\pm 5.0$	$\mu A$	$V_{IN} = 5.5 V$ or GND
Quiescent supply current	$\Delta I_{cc}$	3.0 to 3.6	—	500	$\mu A$	$V_{IN} =$ one input at $(V_{cc} - 0.6)V$ , other inputs at $V_{cc}$ or GND
Off state output current	$I_{OZ}$	5.5	—	$\pm 10$	$\mu A$	$V_{IN} = V_{cc}$ , GND $V_{OUT} = V_{cc}$ or GND
Quiescent supply current	$I_{cc}$	5.5	—	20	$\mu A$	$V_{IN} = V_{cc}$ or GND

## Switching Characteristics


Item	Symbol	$V_{cc}$ (V)	Ta = -40 to 85°C					
			Min	Typ	Max	Unit	From (Input)	To (Output)
Propagation delay time	$t_{PLH}$	2.7	—	6.5	9.0	ns	D	Q
	$t_{PHL}$	3.3±0.3	1.5	4.8	8.0	ns		
		5.0±0.5	—	3.5	7.0	ns		
	$t_{PLH}$	2.7	—	7.0	10.0	ns	LE	Q
	$t_{PHL}$	3.3±0.3	2.0	6.0	9.0	ns		
		5.0±0.5	—	4.0	8.0	ns		
Output enable time	$t_{ZH}$	2.7	—	7.0	9.5	ns	$\bar{G}$	Q
	$t_{ZL}$	3.3±0.3	1.5	5.0	8.5	ns		
		5.0±0.5	—	4.0	7.0	ns		
Output disable time	$t_{HZ}$	2.7	—	5.0	8.5	ns	$\bar{G}$	Q
	$t_{LZ}$	3.3±0.3	1.5	4.5	7.5	ns		
		5.0±0.5	—	3.5	6.5	ns		
Setup time	$t_{su}$	2.7	2.0	—	—	ns		
		3.3±0.3	2.0	—	—	ns		
		5.0±0.5	2.0	—	—	ns		
Hold time	$t_h$	2.7	2.0	—	—	ns		
		3.3±0.3	2.0	—	—	ns		
		5.0±0.5	2.0	—	—	ns		
Pulse width	$t_w$	2.7	5.0	—	—	ns		
		3.3±0.3	4.0	—	—	ns		
		5.0±0.5	4.0	—	—	ns		
Input capacitance	$C_{IN}$	2.7	—	3.0	—	pF		
Output capacitance	$C_o$	2.7	—	15.0	—	pF		



# HD74LVC373

## Test Circuit



## Waveforms – 1



**Waveforms – 2****Waveforms – 3**

Notes:

1.  $t_r = 2.5 \text{ ns}$ ,  $t_f = 2.5 \text{ ns}$
2. Input waveform : PRR = 10 MHz, duty cycle 50%

## HD74LVC373

### Waveforms – 4

