
HD74LVC573A

Octal D-type Transparent Latches with 3-state Outputs

HITACHI

ADE-205-116B(Z)
3rd Edition
December 1996

Description

The HD74LVC573A has eight D type latches with three state outputs in a 20 pin package. When the latch enable input is high, the Q outputs will follow the D inputs. When the latch enable goes low, data at the D inputs will be retained at the outputs until latch enable returns high again. When a high logic level is applied to the output control input, all outputs go to a high impedance state, regardless of what signals are present at the other inputs and the state of the storage elements. Low voltage and high speed operation is suitable at the battery drive product (note type personal computer) and low power consumption extends the life of a battery for long time operation.

Features

- $V_{cc} = 2.0 \text{ V to } 5.5 \text{ V}$
- All inputs V_{IH} (Max.) = 5.5 V (@ $V_{cc} = 0 \text{ V to } 5.5 \text{ V}$)
- All outputs V_{OUT} (Max.) = 5.5 V (@ $V_{cc} = 0 \text{ V or output off state}$)
- Typical V_{OL} ground bounce < 0.8 V (@ $V_{cc} = 3.3 \text{ V, Ta} = 25^\circ\text{C}$)
- Typical V_{OH} undershoot > 2.0 V (@ $V_{cc} = 3.3 \text{ V, Ta} = 25^\circ\text{C}$)
- High output current $\pm 24 \text{ mA}$ (@ $V_{cc} = 3.0 \text{ V to } 5.5 \text{ V}$)

Function Table

Inputs			
<u>OC</u>	<u>LE</u>	<u>D</u>	<u>Output Q</u>
L	H	H	H
L	H	L	L
L	L	X	Q_0
H	X	X	Z

H : High level

L : Low level


X : Immaterial

Z : High impedance

Q_0 : Level of Q before the indicated steady input conditions were established.

HD74LVC573A

Pin Arrangement



Absolute Maximum Ratings

Item	Symbol	Ratings	Unit	Conditions
Supply voltage	V_{cc}	-0.5 to 6.0	V	
Input diode current	I_{ik}	-50	mA	$V_i = -0.5$ V
Input voltage	V_i	-0.5 to 6.0	V	
Output diode current	I_{ok}	-50	mA	$V_o = -0.5$ V
		50	mA	$V_o = V_{cc} + 0.5$ V
Output voltage	V_o	-0.5 to $V_{cc} + 0.5$	V	Output "H" or "L"
		-0.5 to 6.0	V	Output "Z" or V_{cc} :OFF
Output current	I_o	± 50	mA	
V_{cc} , GND current / pin	I_{cc} or I_{GND}	100	mA	
Storage temperature	Tstg	-65 to +150	°C	

Note: The absolute maximum ratings are values which must not individually be exceeded, and furthermore, no two of which may be realized at the same time.

Recommended Operating Conditions

Item	Symbol	Ratings	Unit	Conditions
Supply voltage	V_{cc}	1.5 to 5.5	V	Data hold
		2.0 to 5.5	V	At operation
Input / output voltage	V_i	0 to 5.5	V	\overline{OC} , LE, D
	V_o	0 to V_{cc}	V	Output "H" or "L"
		0 to 5.5	V	Output "Z" or V_{cc} :OFF
Operating temperature	Ta	-40 to 85	°C	
Output current	I_{oh}	-12	mA	$V_{cc} = 2.7$ V
		-24 ²	mA	$V_{cc} = 3.0$ V to 5.5 V
	I_{ol}	12	mA	$V_{cc} = 2.7$ V
		24 ²	mA	$V_{cc} = 3.0$ V to 5.5 V
Input rise / fall time ¹	t_r, t_f	10	ns/V	

Notes: 1. This item guarantees maximum limit when one input switches.

Waveform : Refer to test circuit of switching characteristics.

2. duty cycle ≤ 50%

HD74LVC573A

Electrical Characteristics

Item	Symbol	V_{cc} (V)	Ta = -40 to 85°C		Unit	Test Conditions
			Min	Max		
Input voltage	V_{ih}	2.7 to 3.6	2.0	—	V	
		4.5 to 5.5	$V_{cc} \times 0.7$	—	V	
	V_{il}	2.7 to 3.6	—	0.8	V	
		4.5 to 5.5	—	$V_{cc} \times 0.3$	V	
Output voltage	V_{oh}	2.7 to 5.5	$V_{cc} - 0.2$	—	V	$I_{oh} = -100 \mu A$
		2.7	2.2	—	V	$I_{oh} = -12 mA$
		3.0	2.4	—	V	
		3.0	2.2	—	V	$I_{oh} = -24 mA$
		4.5	3.8	—	V	
	V_{ol}	2.7 to 5.5	—	0.2	V	$I_{ol} = 100 \mu A$
		2.7	—	0.4	V	$I_{ol} = 12 mA$
		3.0	—	0.55	V	$I_{ol} = 24 mA$
		4.5	—	0.55	V	
Input current	I_{in}	0 to 5.5	—	± 5.0	μA	$V_{in} = 5.5 V$ or GND
Off state output current	I_{oz}	2.7 to 5.5	—	± 5.0	μA	$V_{in} = V_{cc}$, GND $V_{out} = 5.5 V$ or GND
Output leak current	I_{off}	0	—	20	μA	$V_{in} / V_{out} = 5.5 V$
Quiescent supply current	I_{cc}	2.7 to 3.6	—	± 10	μA	$V_{in} / V_{out} = 3.6$ to $5.5 V$
		2.7 to 5.5	—	10	μA	$V_{in} = V_{cc}$ or GND
	ΔI_{cc}	3.0 to 3.6	—	500	μA	$V_{in} =$ one input at $(V_{cc} - 0.6)V$, other inputs at V_{cc} or GND

Switching Characteristics


Item	Symbol	V_{cc} (V)	Ta = -40 to 85°C			Unit	From (Input)	To (Output)
			Min	Typ	Max			
Propagation delay time	t_{PLH}	2.7	—	—	9.0	ns	D	Q
	t_{PHL}	3.3±0.3	1.5	—	8.0	ns		
		5.0±0.5	—	—	6.5	ns		
	t_{PLH}	2.7	—	—	9.5	ns	LE	Q
	t_{PHL}	3.3±0.3	1.5	—	8.5	ns		
		5.0±0.5	—	—	7.0	ns		
Output enable time	t_{ZH}	2.7	—	—	9.5	ns	OC	Q
	t_{ZL}	3.3±0.3	1.5	—	8.5	ns		
		5.0±0.5	—	—	7.0	ns		
Output disable time	t_{HZ}	2.7	—	—	8.5	ns	OC	Q
	t_{LZ}	3.3±0.3	1.5	—	7.5	ns		
		5.0±0.5	—	—	6.5	ns		
Setup time	t_{su}	2.7	2.0	—	—	ns		
		3.3±0.3	2.0	—	—	ns		
		5.0±0.5	2.0	—	—	ns		
Hold time	t_h	2.7	1.5	—	—	ns		
		3.3±0.3	1.5	—	—	ns		
		5.0±0.5	1.5	—	—	ns		
Pulse width	t_w	2.7	3.3	—	—	ns		
		3.3±0.3	3.3	—	—	ns		
		5.0±0.5	3.3	—	—	ns		
Between output pins skew ¹⁾	t_{OSLH}	2.7	—	—	—	ns		
	t_{OSHL}	3.3±0.3	—	—	1.0	ns		
		5.0±0.5	—	—	1.0	ns		
Input capacitance	C_{IN}	2.7	—	3.0	—	pF		
Output capacitance	C_o	2.7	—	15.0	—	pF		

Note: 1. This parameter is characterized but not tested.


$$tos_{LH} = |t_{PLHm} - t_{PLHn}|, tos_{HL} = |t_{PHLm} - t_{PHLn}|$$

HD74LVC573A


Test Circuit




Waveforms – 1



Waveforms – 2



Waveforms – 3



HD74LVC573A

Waveforms – 4

