

HD74SSTL16857

14-bit SSTL_2 Registered Buffer

HITACHI

ADE-205-223C (Z)
4th. Edition
May 1999

Description

The HD74SSTL16857 is a 14-bit registered buffer designed for 2.3 V to 3.6 V Vcc operation and LVCMOS reset (RESET) input / SSTL_2 data (D) inputs and CLK input.

Data flow from D to Q is controlled by differential clock pins (CLK, CLK) and the RESET. Data is triggered on the positive edge of the positive clock (CLK), and the negative clock (CLK) must be used to maintain noise margins. When RESET is low, all registers are reset and all outputs are low.

To ensure defined outputs from the register before a stable clock has been supplied, RESET must be held in the low state during power up.

Features

- Supports LVCMOS reset (RESET) input / SSTL_2 data (D) inputs and CLK input
- Differential SSTL_2 (Stub series terminated logic) CLK signal
- Flow through architecture optimizes PCB layout
- Meets SSTL_2 Class I and Class II specifications


Function Table

Inputs				Output Q
RESET	CLK	CLK	D	
L	X	X	X	L
H	↓	↑	H	H
H	↓	↑	L	L
H	L or H	H or L	X	Q ₀ ^{*1}

- H : High level
L : Low level
X : Immaterial
↑ : Low to high transition
↓ : High to low transition

Note: 1.Output level before the indicated steady state input conditions were established.

Pin Arrangement



Absolute Maximum Ratings

Item	Symbol	Ratings	Unit	Conditions
Supply voltage	V_{CC} or V_{DDQ}	-0.5 to 4.6	V	
Input voltage ^{*1}	V_I	-0.5 to $V_{DDQ}+0.5$	V	
Output voltage ^{*1, 2}	V_O	-0.5 to $V_{DDQ}+0.5$	V	
Input clamp current	I_{IK}	-50	mA	$V_I < 0$
Output clamp current	I_{OK}	-50	mA	$V_O < 0$
Continuous output current	I_O	±50	mA	$V_O = 0$ to V_{DDQ}

Item	Symbol	Ratings	Unit	Conditions
V_{CC} , V_{DDQ} or GND current / pin	I_{CC} , I_{DDQ} or I_{GND}	± 100	mA	
Maximum power dissipation at $T_a = 55^\circ\text{C}$ (in still air)	P_T	115	$^\circ\text{C} / \text{W}$	TSSOP
Storage temperature	T_{stg}	-65 to $+150$	$^\circ\text{C}$	

Notes: Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.


1.The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.

2.This current will flow only when the output is in the high state and $V_O > V_{DDQ}$.

Recommended Operating Conditions

Item	Symbol	Min	Typ	Max	Unit	Conditions
Supply voltage	V_{CC}	V_{DDQ}	—	3.6	V	
Output supply voltage	V_{DDQ}	2.3	—	2.7	V	
Reference voltage	V_{REF}	1.15	1.25	1.35	V	$V_{REF} = 0.5 \times V_{DDQ}$
Termination voltage	V_{TT}	$V_{REF}-40$ mV	V_{REF}	$V_{REF}+40$ mV	V	
Input voltage	V_I	0	—	V_{CC}	V	
AC high level input voltage	V_{IH}	$V_{REF}+350$ mV	—	—	V	CLK, $\overline{\text{CLK}}$, D
AC low level input voltage	V_{IL}	—	—	$V_{REF}-350$ mV	V	CLK, $\overline{\text{CLK}}$, D
DC high level input voltage	V_{IH}	$V_{REF}+180$ mV	—	—	V	CLK, $\overline{\text{CLK}}$, D
DC low level input voltage	V_{IL}	—	—	$V_{REF}-180$ mV	V	CLK, $\overline{\text{CLK}}$, D
High level input voltage	V_{IH}	1.7	—	$V_{DDQ}+0.3$	V	$\overline{\text{RESET}}$
Low level input voltage	V_{IL}	-0.3	—	0.7	V	$\overline{\text{RESET}}$
High level output current	I_{OH}	—	—	-20	mA	
Low level output current	I_{OL}	—	—	20	mA	
Operating temperature	T_a	0	—	70	$^\circ\text{C}$	

Logic Diagram



Note: 1.RESET input gate is conected to V_{DDQ}.

Electrical Characteristics

Item		Symbol	V _{CC} (V)	Min	Typ	Max	Unit	Test Conditions
Input diode voltage		V _{IK}	2.3	—	—	−1.2	V	I _{IN} = −18 mA
Output voltage		V _{OH}	2.3 to 2.7	V _{CC} − 0.2	—	—	V	I _{OH} = −100 μA
			2.3	1.95	—	—		I _{OH} = −8 mA
			2.3	1.70	—	—		I _{OH} = −16 mA
		V _{OL}	2.3 to 2.7	—	—	0.2		I _{OL} = 100 μA
			2.3	—	—	0.35		I _{OL} = 8 mA
			2.3	—	—	0.55		I _{OL} = 16 mA
Differential input voltage		V _{CMR}	—	0.97	—	1.53	V	Common mode range
		V _{PP}	—	360	—	—	mV	Minimum peak to peak input
Input current	$\overline{\text{RESET}}$	I _{IN}	2.7	—	—	±5	μA	V _{IN} = 2.7 V or 0
			3.6	—	—	±5		V _{IN} = 2.7 V or 0
	CLK, $\overline{\text{CLK}}$, Data inputs,		2.7	—	—	±5		V _{IN} = 1.7 V or 0.8 V V _{REF} = 1.15 V or 1.35 V
			2.7	—	—	±5		V _{IN} = 2.7 V or 0 V _{REF} = 1.15 V or 1.35 V
			3.6	—	—	±5		V _{IN} = 1.7 V or 0.8 V V _{REF} = 1.15 V or 1.35 V
			3.6	—	—	±5		V _{IN} = 2.7 V or 0 V _{REF} = 1.15 V or 1.35 V
	V _{REF}		2.7	—	—	±5		V _{REF} = 1.15 V or 1.35 V
			3.6	—	—	±5		V _{REF} = 1.15 V or 1.35 V
	Quiescent supply current	I _{CC}	2.7	—	—	25	mA	V _{IN} = 1.7 V or 0.8 V, I _O = 0
			2.7	—	—	25		V _{IN} = 2.7 V or 0, I _O = 0
			3.6	—	—	50		V _{IN} = 1.7 V or 0.8 V, I _O = 0
			3.6	—	—	50		V _{IN} = 2.7 V or 0, I _O = 0
Input capacitance	Control inputs	C _{IN}	2.5 ^{*1}	—	3.5	—	pF	V _{IN} = 1.7 V or 0.8 V
	Data inputs		2.5 ^{*1}	—	3.7	—		
	Control inputs		3.3 ^{*2}	—	3.5	—		
	Data inputs		3.3 ^{*2}	—	3.7	—		

Notes: 1.All typical values are at V_{CC} = 2.5 V, Ta = 25°C.
2.All typical values are at V_{CC} = 3.3 V, Ta = 25°C.

Switching Characteristics

Item	Sym- bol	V _{CC} = 2.5 ± 0.2 V		V _{CC} = 3.3 ± 0.3 V		Unit	Test Condition
		Min	Max	Min	Max		
Clock frequency	f _{clock}	200	—	200	—	MHz	
Setup time	t _{su}	1.25	—	1.25	—	ns	Data before CLK↑, $\overline{\text{CLK}}$ ↓
		1.25	—	1.25	—		$\overline{\text{RESET}}$ high before CLK↑, CLK↓
Hold time	t _h	0.75	—	0.75	—	ns	Data after CLK↑, $\overline{\text{CLK}}$ ↓
Pulse width	t _w	2.0	—	2.0	—	ns	CLK, $\overline{\text{CLK}}$ “H” or “L”

(C_L = 10 pF, Class I, V_{REF} = V_{TT} = V_{DDQ} × 0.5)

Item	Sym- bol	V _{CC} = 2.5 ± 0.2 V			V _{CC} = 3.3 ± 0.3 V		Unit	From	To
		Min	Typ	Max	Min	Max			
								(Input)	(Out- put)
Maximum clock frequency	f _{max}	200	—	—	200	—	MHz		
Propagation delay time	t _{PLH} ,	1.5	2.5	3.5	1.5	3.0	ns	CLK, $\overline{\text{CLK}}$	Q
	t _{PHL}	—	2.6	5.0	1.0	5.0			
	t _{PHL}	—	2.6	5.0	1.0	5.0	ns	$\overline{\text{RESET}}$	Q

(C_L = 30 pF, Class II, V_{REF} = V_{TT} = V_{DDQ} × 0.5)


Item	Sym- bol	V _{CC} = 2.5 ± 0.2 V			V _{CC} = 3.3 ± 0.3 V		Unit	From	To
		Min	Typ	Max	Min	Max			
								(Input)	(Out- put)
Maximum clock frequency	f _{max}	200	—	—	200	—	MHz		
Propagation delay time	t _{PLH} ,	1.5	2.5	3.5	1.5	3.0	ns	CLK, $\overline{\text{CLK}}$	Q
	t _{PHL}	—	2.6	5.0	1.0	5.0			
	t _{PHL}	—	2.6	5.0	1.0	5.0	ns	$\overline{\text{RESET}}$	Q

(C_L = 50 pF, R_L = 500 W, V_{REF} = V_{TT} = V_{DDQ} × 0.5)


Item	Sym- bol	V _{CC} = 2.5 ± 0.2 V			V _{CC} = 3.3 ± 0.3 V		Unit	From	To
		Min	Typ	Max	Min	Max			
								(Input)	(Out- put)
Maximum clock frequency	f _{max}	150	—	—	150	—	MHz		
Propagation delay time	t _{PLH} ,	1.5	3.8	5.0	1.5	4.5	ns	CLK, $\overline{\text{CLK}}$	Q
	t _{PHL}	—	4.0	7.0	1.0	6.5			
	t _{PHL}	—	4.0	7.0	1.0	6.5	ns	$\overline{\text{RESET}}$	Q

Test Circuit

- Class I, II




- $C_L = 50\ \text{pF}$, $R_L = 500\ \Omega$




- Notes:
1. C_L includes probe and jig capacitance.
 2. $V_{TT} = V_{REF} = V_{DDQ} \times 0.5$

Waveforms – 1




Waveforms – 2



- Notes:
- 1.Input waveform : $PRR \leq 10 \text{ MHz}$, $Z_o = 50 \text{ W}$, $t_r \leq 1.25 \text{ ns/V}$, $t_f \leq 1.25 \text{ ns/V}$.
 - 2.The output are measured one at a time with one transition per measurement.
 - 3. t_{PLH} and t_{PHL} are the same as propagation delay time.

Package Dimensions

Unit : mm



Cautions

1. Hitachi neither warrants nor grants licenses of any rights of Hitachi’s or any third party’s patent, copy-right, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party’s rights, including intellectual property rights, in connection with use of the information contained in this document.
2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi’s sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as fail-safes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.
5. This product is not designed to be radiation resistant.
6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.
7. Contact Hitachi’s sales office for any questions regarding this document or Hitachi semiconductor products.

HITACHI

Hitachi, Ltd.

Semiconductor & Integrated Circuits.
Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
Tel: Tokyo (03) 3270-2111 Fax: (03) 3270-5109

URL NorthAmerica : <http://semiconductor.hitachi.com/>
 Europe : <http://www.hitachi-eu.com/hel/ecg>
 Asia (Singapore) : <http://www.has.hitachi.com.sg/grp3/sicd/index.htm>
 Asia (Taiwan) : http://www.hitachi.com.tw/E/Product/SICD_Frame.htm
 Asia (HongKong) : <http://www.hitachi.com.hk/eng/bo/grp3/index.htm>
 Japan : <http://www.hitachi.co.jp/Sicd/indx.htm>

For further information write to:

Hitachi Semiconductor
(America) Inc.
179 East Tasman Drive,
San Jose, CA 95134
Tel: <1> (408) 433-1990
Fax: <1> (408) 433-0223

Hitachi Europe GmbH
Electronic components Group
Domacher Straße 3
D-85622 Feldkirchen, Munich
Germany
Tel: <49> (89) 9 9180-0
Fax: <49> (89) 9 29 30 00

Hitachi Europe Ltd.
Electronic Components Group.
Whitebrook Park
Lower Cookham Road
Maidenhead
Berkshire SL6 8YA, United Kingdom
Tel: <44> (1628) 585000
Fax: <44> (1628) 778322

Hitachi Asia Pte. Ltd.
16 Collyer Quay #20-00
Hitachi Tower
Singapore 049318
Tel: 535-2100
Fax: 535-1533

Hitachi Asia Ltd.
Taipei Branch Office
3F, Hung Kuo Building, No.167,
Tun-Hwa North Road, Taipei (105)
Tel: <886> (2) 2718-3666
Fax: <886> (2) 2718-8180

Hitachi Asia (Hong Kong) Ltd.
Group III (Electronic Components)
7/F., North Tower, World Finance Centre,
Harbour City, Canton Road, Tsim Sha Tsui,
Kowloon, Hong Kong
Tel: <852> (2) 735 9218
Fax: <852> (2) 730 0281
Telex: 40815 HITEC HX

Copyright © Hitachi, Ltd., 1998. All rights reserved. Printed in Japan.