# **HDAC97000**

## 8-BIT, HIGH SPEED RASTER D/A CONVERTER

#### **FEATURES:**

- 125 MWPS Conversion Rate
- Pin-Compatible with AD9700 with Improved Performance
- RS-343-A Compatible
- Complete Video Controls: Sync, Blank, Bright and Reference White
- ECL Compatible
- Single Power Supply
- Stable On-Chip Bandgap Reference

#### **APPLICATIONS:**

- Color or Monochrome Displays
- High Resolution Raster Graphics
- Medical Electronics: CAT, PET, MR Imaging Displays
- CRT Terminals
- CAD/CAE Workstations
- Solids Modeling
- General Purpose High-Speed D/A Conversion

3

#### **GENERAL DESCRIPTION**


The HDAC97000 is a fully monolithic 8-bit video digitalto-analog converter specifically designed for raster graphic display applications. The HDAC97000 is complete with an 8-bit D/A converter, special video controls, on-chip bandgap reference and data registers.

Four unregistered video controls (Sync, Blank, + 10% Bright and Reference White) allow full reconstruction of RS-343-A compatible video signals from composite inputs. All data and control inputs are compatible with standard ECL.

The HDAC97000 will directly drive a doubly-terminated 75 Ohm transmission line to standard video levels.

The precision internal reference is a bandgap type, suitable for stable operation over wide temperature ranges. The HDAC97000 is fabricated using an advanced VLSI Bipolar process for excellent performance, low power consumption, and high reliability in a choice of convenient packages.

### **BLOCK DIAGRAM**



SPT

## **ABSOLUTE MAXIMUM RATINGS**

T-51-19-10

		- 1-31-01-08
Supply Voltag	es Vee	
Input Voltage		
	Clock, Data and Controls (measured to GND)	VEE to 0.5V
Output		
•	Analog Output applied voltage (measured to GND)	– 3.0 to 3.0V
	Analog Output applied current <sup>2</sup>	
	Output Short Circuit Duration	,
Temperature		
,	Operating, ambient	60 to + 140 °C
	lunction	.,+ 175°C
	Lead, soldering (10 seconds)	+300°C
	Storage	60 to + 150°C

#### Notes:

- 1. Operation at any Absolute Maximum Rating is not implied. See Electrical Specifications for proper nominal applied conditions in typical applications.
- 2. Current is specified as positive conventional current flowing into the device.

## **ELECTRICAL SPECIFICATIONS**

PARA	METER	TEST CONDITIONS	TEST	MIN	ТҮР	MAX	UNITS
DC EI	LECTRICAL CHARACTERIST	FICS V <sub>CCA</sub> = 0.0V, V <sub>EEA</sub>	= V <sub>EED</sub> = -	5.2V ±0.	3V, T <sub>A</sub> =	25 °C, C <sub>C</sub> =	= OpF.
EE	Supply Current		ı		155	- 170	mA
C <sub>in</sub>	Input Capacitance Clock, Data & Controls	·	V	-	3		pF
Voc	Output Compliance Voltage		٧	-2		+0.5	V .
ROUT	Equivalent Output Resistance		ı	560	800	1040	Ohms
COUT	Output Capacitance		V		15		pF
lout	Maximum Output Current	IREF = MAX	IV			- 30	mA
IIL	Input Current, Logic LOW, Data & Controls		ı		70	120	μΑ
ΊΗ	Input Current, Logic HIGH, Data & Controls		1		90	150	μΑ
IL.	Linearity Error, Integral, Terminal Based	Notes 2, 3	l			±0.2	% Gray Scale
DNL	Linearity Error Differential	Notes 2, 4	ı			± 0.2	% Gray Scale
los	Output Offset Current	Data = Sync = Blank = 1, Bright = 0	1		-8	19	μΑ

SP

**ELECTRICAL SPECIFICATIONS** T-51-09-08 TEST CONDITIONS TEST LEVEL **PARAMETER** UNITS MIN

DC ELECTRICAL CHARACTERISTICS  $V_{CCA} = 0.0V, V_{EEA} = V_{EED} = -5.2V \pm 0.3V, T_A = 25 \, ^{\circ}C, C_C = 0 pF.$ 

V <sub>OS</sub> Output Offset Voltage		1	-300 -700	. μV
TC <sub>G</sub> Gain Error Tempco		IV	50	ppm/°C
PSS Power Supply Sensitivity	Supply to Output	[	.005	%/V
V <sub>EE</sub> Supply Voltage			-4.75 -5.2 -5.5	V
VIL Input Voltage, Logic LOW		I.	-1.70	V
VIH Input Voltage, Logic HIGH		ı	-0.90	٧
RESOLUTION (full scale)		1	8	Bits
LSB WEIGHT (voltage) <sup>s</sup>		1	2.5	mV
LSB WEIGHT (current) <sup>s</sup>		1	66.67	μA
TEMPERATURE COEFFICIENTS Linearity Zero Offset Gain Error		IV	30 12 50	ppm/°C ppm/°C ppm/°C
DATA INPUTS [Complementary Binary (CBN)] Logic Compatibility Logic Voltage Levels "1" (Positive Logic) "O" Input Capacitance Input Resistance	to VEE to VEE		ECL -0.9 -1.7 5 50	V V pF KΩ
REFERENCE WHITE, COMPOSITE SYNC, BLANKING AND 10% BRIGHT INPUTS Logic Compatibility Logic Voltage Levels "1" (Positive Logic) "O" Input Capacitance Input Resistance	to VEE to VEE		-0.9 ECL -1.7 5	V V pF KΩ

T-51-09-08

PARAMETER	TEST CONDITIONS	TEST LEVEL	MIN	TYP	MAX	UNITS
DC ELECTRICAL CHARACTERIST	ICS V <sub>CCA</sub> = 0.0V, V <sub>EEA</sub> =	V <sub>EED</sub> = -5	.2V ±0.3V	, T <sub>A</sub> = 25	5°C, C <sub>C</sub> = 0	pF.
SET-UP CONTROL 5, 6 Ground		v		0		mV (0 IRE Units)
Open	1	٧		-53,6		mV (7.5 IRE Units)
1K Ohm to -5.2 Supply	.	V		-71.4		mV (10 IRE
-5.2V		٧		- 142	.9	Units) mV (20 IRE Units
OUTPUT-COMPOSITE SYNC 5, 6 Current		V		0 or - 7.6		mA (±5%)
Voltage		1		0 or - 286		mV ±5%)
OUTPUT-10% BRIGHT 5, 7 Current		v		0 or 1.9		mA (±5%)
Voltage		1		0 or -71		mV (±5%)
OUTPUT-COMPOSITE BLANKING 5, 0 Current		V		0 and 1.43 1.90		
Voltage	·	1		or - 3.81 0 and - 53.6 - 71		mA (±5%)
				or 142	2.9	mV (±5%)
POWER REQUIREMENTS Current Consumption ( – 5.2V) Power Dissipation Power Supply Rejection		v		140 728 ,025/.	25	mA mW % Gray Scale
TEMPERATURE RANGE Operating (Ambient) Storage			- 25 - 55		+85 +150	င့

## DC ELECTRICAL CHARACTERISTICS NOTES

 $<sup>^{\</sup>star}\theta_{\mathrm{CA}} =$  30 °C/W typical at 500 LFPM.

<sup>1.</sup> The sum of tpWL and tpWH must always equal or exceed the minimum conversion cycle time.

2. Gray Scale = Video White Level - Video Black Level = 643mV (nominal)

3. ± % Gray Scale = LSB (Least Significant Bit).

4. ± % Gray Scale = LSB (Least Significant Bit).

5. 90 IRE Full Gray Scale.

<sup>6.</sup> Relative to Black.

<sup>7.</sup> Reference White, Composite Sync, and Composite Blanking are enabled with logic "0"; 10% Bright is enabled with logic "1". Composite Sync or Composite Blanking control signals reset input registers.

PARAMETER.

**ELECTRICAL SPECIFICATIONS** 

TEST LEVEL

TEST CONDITIONS

T-51-09-08

UNITS

AC ELECTRICAL CHARACTERISTICS R<sub>L</sub> = 37.5 Ohms, C<sub>L</sub> = 5pF T<sub>A</sub> = 25°C

F	Maximum Conversion Rate	Note 2	1	125	MWPS
T <sub>d</sub>	Clock to Output Delay		1	4.0	ns
t <sub>st</sub>	Settling Time	± ½ LSB ± 0.2% Gray Scale <sup>3</sup>	٧	10	ns:
t <sub>r</sub> , t <sub>f</sub>	Rise/Fall Time	10% to 90% of Gray Scale <sup>3</sup>	-	1.75	ns
SR	Slew Rate		1	300 450	V/μs
t <sub>PWL</sub>	Clock Pulse Width, LOW1		1	2.5	ns
t <sub>PWH</sub>	Clock Pulse Width, HIGH		ı	2.5	ns
ts	Setup Time, Data and Controls		_	2.5 1.5	ns
tH	Hold Time, Data and Controls		1	1 -0.5	ns
PSRR	Power Supply Rejection Ratio	Supply to Output <sup>5</sup>	٧	-22	dB
GE	Peak Glitch Area ("Energy")	Notes 5, 6	٧	35	pico- Volt- Seconds
FTC	Feedthrough, Clock	Data = Constant <sup>7</sup>	1	-20	dB
FTD	Feedthrough, Data	Clock = Constant <sup>7</sup>			dB
	PERFORMANCE- SCALE OUTPUT Settling Time (Voltage Max.) Slew Rate Update Rate Rise Time Giltch Energy		٧	10 400 125 1.5 50	ns (to 0.4% of Gray Scale) V/µs MWPS ns pV-s
STOBI	E INPUT Logic Compatibility Logic Voltage Levels "1" (Positive Logic) "0" Set-up Time (Data) Hold Time (Data) Propagation Delay	Logic Loading 5pF and 50kΩ To 5.2V	V	ECL - 0.9 - 1.7 1.5 0	V V ns ns ns

## **AC ELECTRICAL CHARACTERISTICS NOTES**

- $^*\theta_{CA} = 30$  °C/W typical at 500 LFPM.
- 1. The sum of tpwL and tpwH must always equal or exceed the minimum conversion cycle time.
- 2. MWPS-MegaWords Per Second ≈ MHz.
- 3. Gray Scale = Video White Level Video Black Level = 643 mV (nominal).
- 4. 20 KHz, 600mV p-p ripple superimposed on VEE; dB relative to full Gray Scale = 0dB.
- 5. Glitch can be further reduced by trimming Glitch Adjust.
- 6. Glitch Area (voltage time) is sometimes referred to as an "energy", although this is not dimensionally correct. The Peak Glitch Area is the maximum area deviation from the ideal output. Since glitches are typically "doublets" of symmetric positive and negative excursions, the average glitch area approches zero.
- 7. dB relative to full Gray Scale = 0dB, 300 MHz bandwidth limit.

#### **ELECTRICAL CHARACTERISTICS TESTING**

All electrical characteristics are subject to the following conditions:

All parameters having Min./Max. specifications are guaranteed. The Test Level column indicates the specific device testing actually performed during production and Quality Assurance inspection. Any blank sections in the data columns indicates that the specification is not tested at the specified conditions.

Unless otherwise noted, all tests are pulsed tests, therefore  $T_i = T_c = T_a$ .

#### **TEST LEVEL TEST PROCEDURE**

- 100% production tested at the specified temperature.
- 11 100% production tested at  $T_a = 25$ °C, and sample tested at specified temperature.
- Ш QA sample tested only at specified temperatures.
- ١V Parameter is guaranteed (but not tested) by design and characterization data.
- Paramater is a typical value for information purposes only.

#### **HDAC97000 VIDEO DAC CHARACTERISTICS**

STEP SIZE			
2.5mV			 
BRAY SCALE RANGE 0.6375 V Peak to Peak			 

IRE Units

10 (Standard Set-up)

0

7.5

20

### **HDAC97000 VIDEO DAC CHARACTERISTICS**

T-51-09-08

REFERENCE WHITE LEVEL

+ 100 IRE Units (+0.714V) relative to Blanking Level with standard set-up, (+0.6375V relative to Reference Black)

DIGITAL INPUT FOR REFERENCE WHITE All ones (11111111)

REFERENCE WHITE CONTROLS - PIN 16

Logic "0" overrides Video Input Word and drives to Reference White Level

REFERENCE BLACK LEVEL

- -0.7085 Absolute
- + 10 IRE Units (+71mV) relative to Blanking Level with standard set-up

DITIGAL INPUT FOR REFERENCE BLACK All zeros (00000000)

SET-UP CONTROL User Programmable in four levels to set Blanking Level (relative to Reference Black)

<u>mV</u> 1. Input Grounded Ò -53.62. Input Open

3. Input 1K Ohm to -5.2V -71.4

4. Input to -5.2V -142.9

COMPOSITE BLANKING LEVEL (with standard set-up) -0.785V Absolute

- 10 IRE Units (-71mV) relative to Reference Black

**COMPOSITE BLANKING CONTROL - PIN 18** 

Logic "0" overrides Video Input Word and drives output negative by the amount of set-up voltage relative to the Reference Black Level

COMPOSITE SYNC LEVEL

- 1.071V absolute with standard set-up
- 40 IRE Units ( 0.286V) relative to Blanking Level

**COMPOSITE SYNC CONTROL - PIN 17** 

Logic "0" overrides Video input Word and drives output 0.286V negative relative to the Reference Black Level (relative values of Blank and Sync Levels sum together with both active)

10% BRIGHT LEVEL

**OV Absolute** 

All levels are shifted down by 71mV when the 10% Bright Control is used

10% BRIGHT LEVEL - PIN 19

Logic "0" causes output to go positive by 71mV relative to Reference White Level

STROBE INPUT - PIN 11

Logic "0" to "1" transition clocks input register - input data held by latch, slave latch tracks master latch data

Logic "1" to "0" transition - slave latch holds previous data, master latch tracks input

SPT

3-101

HDAC97000

#### - APPLICATION INFORMATION

The HDAC97000 is a fully monolithic 8-bit video D/A Converter for graphic display applications. It has complete composite controls including Sync, Blank, Reference White, Set-up and 10% Bright, and will directly drive a 75 Ohm load to RS-343-A video levels. All data and control inputs are compatible with standard ECL. The HDAC97000 is packaged in a 22 lead dual-in-line package and is pin-compatible with the Analog Devices AD9700.


The video control inputs (Sync, Blank, Bright and Reference White) are used for reconstruction of RS-343-A compatible signals from video control inputs.

T-51-09-08

Video set-up level (the difference between video black and video blank) may be programmed for 0, 7.5, 10, or 20 IRE units, depending on the condition of the Set-up Select control.

The HDAC97000 uses a fully binary weighted approach utilizing current switches to implement the DAC. The upper 3 bits are segmented with interdigitated current sources for good matching and better linearity. Each data pin has latches for deskewing input data if the data arrives at different times. This prevents glitches from occurring at the output.

#### **FUNCTIONAL DIAGRAM**



#### TYPICAL INTERFACE CIRCUIT

A typical interface circuit using the HDAC97000 in a color raster application is shown in Figure 2. Although the HDAC97000 requires few external components and is extremely easy to use, there are several considerations that should be noted to achieve best performance. The very high operating speeds of the HDAC97000 require good circuit layout, decoupling of supplies, and proper design of transmission lines.

Video input data and controls may be directly connected to the HDAC97000. Note that all ECL inputs are terminated as close to the device as possible to reduce ringing, crosstalk and reflections. A convenient and commonly used microstrip impedance is about 130 Ohms, which is easily terminated using a

330 Ohm resistor to  $V_{\rm EE}$  and a 220 Ohm resistor to Ground. This arrangement gives a Thevenin equivalent termination of 130 Ohms to -2 Volts without the need for a 2 Volt supply. Standard SIP (Single Inline Package) 220/330 resistor networks are available for this purpose.

It is recommended that the stripline or microstrip techniques be used for all ECL interface. Printed circuit wiring of known impedance over a solid ground plane is recommended. The ground plane should be constructed such that analog and digital ground currents are isolated as much as possible. The HDAC97000 provides separate digital and analog Vcc connections to simplify grounding layout.

SPT

must be 82.8 Ohms to attain standard RS-343-A video levels. Any deviation from this impedance will affect the resulting video output levels proportionally. As with the data interface, it is important that the analog transmission line has a matched impedance throughout, including connectors and transitions between printed wiring and coaxial cable. The combination of source termination resistor Rs, load resistor RL and load terminator Rτ minimizes reflections of both forward and reverse travelling waves in the analog transmission system. The return path for analog output current is Vcca, which is connected internally to the source-termination resistor, Rs.

No external reference is required for operation of the HDAC97000, as this function is provided internally. The internal reference is a bandgap type and is suitable for operation over extended temperature ranges.

The HDAC97000 operates from a single standard +5 Volt or -5.2 Volt supply. Proper bypassing of the supplies will augment the HDAC97000's inherent supply noise rejection characteristics. As shown, a large tantalum capacitor in parallel with smaller ceramic capacitors is recommended for best performance. The small-valued capacitors should be connected as close to the device package as possible, whereas the tantalum capacitor may be placed up to a few inches away. Additional decoupling can be accomplished by placing a .01 $\mu$ F between the compensation pin (15) and Vcx. This pin connects internally to the DAC reference, which provides the DAC DC bias.


The timing diagram for the HDAC97000 is shown in Figure 1. Data to the DAC is simultaneously entered on the rising edge of the clock. Data must be valid for a set-up time of ts before, and for a hold time of the after the rising edge of the clock, in order to be correctly entered. The DAC outputs will change in accordance to the clocked input data after a delay time of to. The settling time is specified as the time from when the DAC output is no longer within ½ LSB of the previous value until it is within ½ LSB of the new value.

The video control inputs cause the DAC output to change directly, without regard to the clock input. All video controls (Sync, Blank, Bright and Reference White) are active-Low (negative true) logic. Figure 3 illustrates the operation of Sync and Blank inputs and the resulting video output signal. As shown, both Sync and Blank must be Low to achieve the proper video Sync level. The video control input hierarchy is given in Table 1, with typical output levels for a set-up level of 10 IRE.

Set-up level is the difference between video Blank and Black levels. The HDAC97000 supports set-ups of 0, 7.5, 10, and 20 IRE, which are programmed by connecting the Set-up select input to ground (0V), not connected, to  $V_{\rm EE}$  through a 1K Ohm resistor, or to  $V_{\rm EE}$  (-5.2V), respectively. For most applications the 7.5 IRE option is suitable.

The Reference White input forces the DAC outputs to an all "1"s level, which is video "white" in most systems. This is especially useful for clearing the display screen to white during system reset or power-up. The Bright input adds 10% of full-scale video to the present video level. The Bright feature is commonly used for highlighting cursors or creating overlays of video information. Sync, Blank and Reference White override the data inputs, while Bright may be applied to any video level.

#### FIGURE 1 TIMING DIAGRAM



#### **SETTING OUTPUT DRIVE CAPABILITY**

The current set pin (pin 14) adjusts the full-scale output current of the HDAC97000. The resistor designated  $R_{\rm SET}$ , which governs the current into pin 14, can be calculated in relation to DAC output current as follows:

Equation 1: 
$$R_{SET} = \frac{90}{22.59} \sqrt{\frac{1.23V}{V_{OUT G.S.}/R_{LOAD}}}$$

Here, 1.23V is the internal reference voltage,  $V_{\text{OUTGS.}}$  is the DAC gray scale output voltage and  $R_{\text{LOAD}}$  is the total load resistance on the analog output. In raster scan video applications,  $R_{\text{LOAD}}$  could be equivalent to the load in Figure 2. This would be the internal DAC output resistance in parallel with the output load and cable terminating resistor. If the device is being used in raster scan applications, the total output voltage is the gray scale current plus the video function currents. The value of  $R_{\text{SET}}$  using the total current (or voltage) can be calculated with equation 2:

Equation 2: 
$$R_{SET} = \frac{140 + B}{22.59} \frac{1.23V}{V_{OUT}/R_{LOAD}}$$

where B is equal to the value of the setup (BLANK) level (0, 7.5, 10 or 20). The total output voltage capability is 1.13V, which is more than adequate for composite video waveforms.


In other applications where lighter loads are used, Hser can be increased, thus decreasing power dissipation since the output current is decreased. Figure 7 shows an example where this applies if a large output voltage or current swing is not needed.

## **GLITCH ADJUST AND COMPENSATION**

Glitch adjust and compensation are optional functions that can be used to improve dynamic performance. Glitch adjust is an external adjustment of the logic threshhold in the DAC switches to skew the speed in order to get an output glitch energy below the data sheet specification. This can be done with a resistive pot in conjunction with pin 20 and VEE as shown in Figure 2. Adjust the pot for minimum output glitch when the input code is toggling between 01111111 and 10000000; the code transition which normally causes the largest glitch.

Compensation is accomplished by connecting a .01  $\mu F$  capacitor to pin 15. Actually this is a decoupling capacitor connected internally to the DAC biasing network. It adds more decoupling as needed if operating with a noisy supply or environment as well as decoupling internal switching noise. This is different than the AD9700, which uses the capacitor to externally compensate the voltage reference buffer amplifier. The amplifier in the HDAC97000 is internally compensated and therefore the compensation pin is used for the optional decoupling function.

## FIGURE 2 HDAC97000 TYPICAL INTERFACE CIRCUIT



SPT

DAC97000

Table 1 Video Control Operation (Output values for Set-up = 10 IRE and 75 Ohm standard load)<sup>1</sup>

T-51-09-00

_								$U_1^*U_2$ .
	Sync <sup>2 3</sup>	Blank <sup>2</sup>	Ref White	Bright	Data Input	Out (V)* *	Out (IRE)	Description
-	0	0 .	1	1	XXXXXXXXXX	- 1.071	- 40	Sync Level
	1	0	1	1	XXXXXXXXX	- 0.785	0	Blank Level
	1	1	0	1	XXXXXXXXXX	-0.071	100	Normal White Level
	1	1	0	0 .	XXXXXXXXX	0.0	110	Enhanced White Level
	1	1	1	1	11111111	-0.071	100	Normal White Level
	1 —	1	1	0	1.1111111	0.0	110	<b>Enhanced White Level</b>
	1	1	i	1	00000000	-0.7085	10	Normal Black Level
	1	1	1	0	00000000	-0.6375	20	Enhanced Black Level


#### Notes:

- 1. All Video Controls are active-Low (negative true) logic.
- 2. Sync and Blank output levels are dependent on set-up level selected. Values indicated are set-up = 10 IRE set-up select connected through a 1K Ohm resistor to VEE.
- 3. Sync level requires that both Sync and Blank = 0.
- 4. 140 IRE = 1.00 Volt.
- 5. All control values are subject to tolerance of  $\pm 5\%$  Gray Scale.
- Analog output values shown are based on a step size of 2.5mV per LSB (used for ease of calibration). This causes the Gray Scale output to be 637.5mV rather than 643mV in the idealized video output waveform. Both values are within the tolerances of RS-343-A.


Table 2 Set-up Select

Set-up Control Input	Set-up Level
0 Volts (GND)	0 IRE
Not Connected	7.5 IRE
1K Ohm to -5.2V (VEE)	10 IRE
5.2 Volts (VEE)	20 IRE


FIGURE 3 VIDEO OUTPUT WAVEFORM FOR STANDARD LOAD & 10 IRE SET-UP




SPT



## FIGURE 5 DAC OUTPUT CIRCUIT



T-51-09-08



## HDAC97000 AS A STANDARD D/A CONVERTER

The HDAC97000 is primarily designed to be used in composite video applications, but with its inherent speed, it can also be utilized in other applications requiring up to 200 MegaWords Per Second update rate.

When implemented as a standard DAC, some of the video control inputs should be connected to ground through a diode as indicated in Figure 7 (opposite page). Composite Sync and Blank as well as Reference White are connected in this manner (pin 16, 17 and 18). The set-up pin (21) is tied directly to ground and the 10% Bright pin (19) is left open. If 8-bits of resolution are not necessary, the unused inputs should be tied to ground through a diode to prevent an output offset voltage.

## HDAC97000 IN A SINGLE +5V TTL LOGIC SYSTEM


The HDAC97000 is primarily designed for ECL logic systems which perform better in high-speed applications, but the DAC can be configured for TTL levels as shown in Figure 8 (opposite page). It can be used in systems that only have a +5V power supply available for the DAC. If any of the data inputs, Composite Blank and Sync or Reference White are not used, they should still be tied up to +5V as shown. If the 10% Bright is not used, it should be grounded or left open. Also, note the different set-up conditions as well as the pull-ups on the output.

SPT


HDAC97000

## T-51-09-08

## FIGURE 7 STANDARD D/A CONVERTER



## FIGURE 8 TTL-COMPATIBLE HDAC97000




3-108

SPT

T-51-09-08

HDAC97000



3

#### **PIN FUNCTIONS**

NAME	FUNCTION
V <sub>CCD</sub>	Positive Digital Supply
VEE	Negative Supply Voltage
D1	Data Input Bit 1 (MSB)
D2	Data Input Bit 2
D3	Data Input Bit 3
D4	Data Input Bit 4
D5	Data Input Bit 5
D6	Data Input Bit 6
D7	Data Input Bit 7
D8	Data Input Bit 8 (LSB)
CLOCK	Conversion Clock Input
OUT	Analog Video Output
ISET	Reference Current Set
COMP	Decoupling Capacitor Connection
REF WH	Reference White Input
COMP SYNC	Composite Video Sync Input
COMP BLANK	Composite Video Blank Input
10% BRIGHT	+ 10% Bright Input
GL ADJ	Glitch Adjust Connection
SET-UP	Video Set-Up Select
VCCA	Positive Analog Supply
*CUA	

\*\*For Ordering Information See Section 1.