


Hard Disk CRC Checker/Generator

FEATURES

- ☐ Single + 5 Volt Power Supply☐ Generates/Checks CRC
- ☐ Latched Error Outputs
- CCITT-16 CRC
- ☐ Automatic Preset
- 20 Pin DIP
- n-Channel COPLAMOS® Silicon Gate Technology


PIN CONFIGURATION



GENERAL DESCRIPTION

The HDC 1100-04 CRC Checker/Generator generates a Cyclic Redundancy Checkword from a serial data stream, and checks for the proper CRC in a received serial data

stream. In addition to the transmitted CRC output, complimentary latched "CRCOK" outputs are provided to indicate CRC errors in the check mode.



DESCRIPTION OF PIN FUNCTIONS

PIN NUMBER	SYMBOL	NAME	FUNCTION				
1	DIN	DATA INPUT	Active low serial input data stream is used to generate/ check the 2 byte CRC word.				
2	DOCK	DATA OR CRC WORD CLOCK	After a byte of data has been transferred, in, this input signal is used to latch the state of DOCE in an internal D flop with a high to low transition.				
3	SHFCLK	SHIFT CLOCK	The falling edge shifts data bits into the CRC generator/checker. It also transfers the CRC check word to DOUT in the write mode (DOCE = LOW). The rising edge also activates the CRCOK lines in the read mode when no error is found.				
4, 5	N.C.	NO CONNECTION					
6	CWE	CHECK WORD ENABLE	This active low output indicates that the CRC checkword is being output on the DOUT line. When CWE is high, data is being output on DOUT.				
7	DOCE	DATA OR CRC ENABLE	Initially, this input line is held high to direct input data (pin 1) to the output data (pin 11). After the next to the last BYTE is transmitted but before the last BYTE occurs DOCE must be low to direct the 2 CRC check bytes to DOUT (pin 11).				
			DOCE must be maintained low for a minimum of 2 byte times. DOCE is used only in the write mode.				
8	CRCIZ	CYCLIC REDUNDANCY CHECK INITIALIZE	When this line is at a logic 0, the SKPCLK output line is held high and the CRC generator is held preset to hex "FFFF."				
9	N.C.	NO CONNECTION	NO CONNECTION				
10	V _{ss}	GROUND	GROUND.				
11	DOUT	DATA OUTPUT	In the write mode, this line outputs the unmodified data stream along with the 2 byte CRC word appended to the end of the stream.				
12	SKPCLK	SKIP CLOCK	The first high-to-low transition on $\overline{\text{DIN}}$ (pin 1) resets SKPCLK low and enables the CRC to either generate or check the CRC word.				
13	CRCOK	CYCLIC REDUNDANCY CHECK OKAY	In the read mode, after the 2 byte CRC word is entered on DIN and no error has been detected, this line is set high to indicate no errors have occurred. This line will then remain high as long as DIN is maintained high.				
14	WCLK	WRITE CLOCK	This input clock is divided by 16 to produce TIMCLK (pin 15) and has no effect on the rest of the internal circuitry.				
15	TIMCLK	TIMING CLOCK	See above.				
16	CRCOK	CYCLIC REDUNDANCY CHECK OKAY	Complementary output version of CRCOK (pin 13).				
17-19	N.C.	NO CONNECTION					
20	V _{cc}	V _{cc}	+5V power supply input.				

OPERATION

Prior to shifting data thru the device (either in the read or write modes) the CRC generator/checker is initialized by strobing the CRCIZ (pin 8) low. This forces the SKPCLK (pin 12) line to the high state. The first low going transition on DIN (pin 1), namely the most significant bit of an address mark, resets the SKPCLK line. The HDC 110-04 has now been properly initialized and is ready to generate/check the CRC bytes. The CRCOK and CRCOK lines should be set to their inactive states.

In the write mode, initially the DOCE (pin 7) is held high and a pseudo DOCK is produced by supplying a string of zeros before the address mark. This ensures the proper state of the internal D flip flip to gate input data to the output line DOUT (pin 11). As shown in the block diagram the CWE

(pin 6) will be set high. Sometime between the next to the last and the last DOCK that indicates the end of the data stream, DOCE (pin 7) is lowered to ensure the smooth transition of the 2 byte CRC checkword to the output line DOUT (pin 11).

DOCE must be maintained low for a minimum of 2 byte times. After the CRC word is generated, DOUT will produce a string of zeros (i.e., held high). This portion of the circuitry is dormant in the read mode.

After proper initialization, input data is entered on DIN (pin 1) along with the 2 byte CRC word for the read mode of operation. At the end of the data stream, if no errors were detected the CRCOK (pin 13) is set high. Accordingly the

complementary output (pin 16) is set low. These output states will be maintained as long as DIN is held high and CRCIZ (pin 8) is not strobed. If the CRCOK lines do not become active, an error has been detected and a re-try is in order. If successive re-tries fail, an error flag may be

set to determine a further course of action as desired by the user.

WCLK is divided by 16 to produce TIMCLK which may be used as a buffered step clock for SA1000 compatible drives.

MAXIMUM GUARANTEED RATINGS*

Operating Temperature Range	0°C to +50°C
Storage Temperature Range	– 55° to + 150°C
Lead Temperature (soldering, 10 sec.)	+ 300°C
Positive Voltage on any I/O Pin, with respect to ground	+7.0V
1 Ostave voltage of any 1/0 1 in, with respect to ground	

Negative Voltage on any I/O Pin, with respect to ground
Power Dissipation

*Stresses above those listed may cause permanent damage to the device. This is a stress rati.

DC ELECTRICAL CHARACTERISTICS: $T_A = 0^{\circ}C$ to $50^{\circ}C$; $V_{cc} = +5V \pm 10\%$, $V_{ss} = 0V$

device at these or at any other condition above those indicated in the operational sections of this sp


SYMBOL	PARAMETER	MIN	TYP1	MAX	UNIT	CONDITION
V.,	Input Low Voltage	-0.2		0.8	V	
V _{IH}	Input High Voltage	2.4			V	1
V _{oL}	Output Low Voltage			0.4	V	$I_{0L} = 3.2 \text{mA}$
V _{OH}	Output High Voltage	2.4			V	$1_{OH} = -200 \mu A$
V _{cc}	Supply Voltage	4.5	5.0	5.5	V	,
I _{cc}	Supply Current			100	mA	All Outputs Open


AC ELECTRICAL CHARACTERISTICS: $T_A = 0^{\circ}C$ to $50^{\circ}C$; $V_{cc} = +5V \pm 10\%$, $V_{ss} = 0V$

SYMBOL	PARAMETER	MIN	TYP1	MAX	UNIT	CONDITION
t _{wr}	↑ WCLK to ↓ TIMCLK		1	95	nsec	
twe	↑ WCLK to ↑TIMCLK			85	nsec	
tzs	□ CRCIZ to ↑ SKPCLK			120	nsec	
tzĸ	CRCIZ pulse width	90			nsec	
tes	DOCE set up time w.r.t.	20			nsec	
	↓ DOCK					
t _{sH}	DOCE hold time w.r.t.	40			nsec	
- '	↓ DOCK					1
top	DIN to DOUT delay			105	nsec	CWE set high

SYMBOL	PARAMETER	MIN	TYP1	MAX	UNIT	CONDITION
t _{DK}	JDIN to ↓ SKPCLK			120	nsec	
tow	DIN P.W. to reset SKPCLK	50		ļ	nsec	
t _{ic}	J DOCK to J CWE			120	nsec	
t _{ec}	↓ DOCK to ↑ CWE			120	nsec	
t _{sc}	SHFCLK frequency			5.25	MHZ	
t _{sa}	↑ SHFCLK to ↑ CRCOK	1		85	nsec	
t _{sc}	↑ SHFCLK to ↓ CRCOK			90	nsec	
t _{in}	↓ DOCK to ↓ DIN			90	nsec	

Notes: 1. Typical values are for $T_A = 25^{\circ}\text{C}$ and $V_{cc} = +5.0\text{V}$







Circuit diagrams utilizing SMC products are included as a means of illustrating typical semiconductor applications; consequently complete information sufficient for construction purposes is not necessarily given. The information has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, such information does not convey to the purchaser of the semiconductor devices described any license under the patent rights of SMC or others. SMC reserves the right to make changes at any time in order to improve design and supply the best product possible.