

4-BIT SYNCHRONOUS BINARY COUNTER WITH ASYNCHRONOUS RESET



The HEF40161B is a fully synchronous edge-triggered 4-bit binary counter with a clock input (CP), an overriding asynchronous master reset ($\overline{MR}$), four parallel data inputs (P_0 to P_3), three synchronous mode control inputs (parallel enable ($\overline{PE}$), count enable parallel (CEP) and count enable trickle (CET)), buffered outputs from all four bit positions (O_0 to O_3) and a terminal count output (TC).

Operation is fully synchronous (except for the $\overline{MR}$ input) and occurs on the LOW to HIGH transition of CP. When $\overline{PE}$ is LOW, the next LOW to HIGH transition of CP loads data into the counter from P_0 to P_3 regardless of the levels of CEP and CET inputs.

When $\overline{PE}$ is HIGH, the next LOW to HIGH transition of CP advances the counter to its next state only if both CEP and CET are HIGH; otherwise, no change occurs in the state of the counter. TC is HIGH when the state of the counter is 15 (O_1 to O_3 = HIGH) and when CET is HIGH. A LOW on $\overline{MR}$ sets all outputs (O_0 to O_3 and TC) LOW, independent of the state of all other inputs. Multistage synchronous counting is possible without additional components by using a carry look-ahead counting technique; in this case, TC is used to enable successive cascaded stages. CEP, CET and $\overline{PE}$ must be stable only during the set-up time before the LOW to HIGH transition of CP.




Fig. 1 Functional diagram.

FAMILY DATA

I_{DD} LIMITS category MSI

see Family Specifications




Fig. 2 Logic diagram.

1/215084.1




Fig. 3 Pinning diagram.

HEF40161BP: 16-lead DIL; plastic (SOT-38Z).

HEF40161BD: 16-lead DIL; ceramic (cerdip) (SOT-74).

HEF40161BT: 16-lead mini-pack; plastic (SO-16; SOT-109A).

SYNCHRONOUS MODE SELECTION

$\overline{PE}$	CEP	CET	mode
L	X	X	preset
H	L	X	no change
H	X	L	no change
H	H	H	count

 $\overline{MR} = \text{HIGH}$

H = HIGH state (the more positive voltage)

L = LOW state (the less positive voltage)

X = state is immaterial

PINNING

$\overline{PE}$	parallel enable input
P_0 to P_3	parallel data inputs
CEP	count enable parallel input
CET	count enable trickle input
CP	clock input (LOW to HIGH, edge-triggered)
$\overline{MR}$	master reset input (active LOW)
O_0 to O_3	parallel outputs
TC	terminal count output

TERMINAL COUNT GENERATION

CET	$(O_0 \cdot O_1 \cdot O_2 \cdot O_3)$	TC
L	L	L
L	H	L
H	L	L
H	H	H

$$TC = CET \cdot O_0 \cdot O_1 \cdot O_2 \cdot O_3$$




Fig. 4 State diagram.

7275087

A.C. CHARACTERISTICS

$V_{SS} = 0\text{ V}$; $T_{amb} = 25\text{ }^{\circ}\text{C}$; input transition times $\leq 20\text{ ns}$

	V_{DD} V	typical formula for P (μW)	where f_i = input freq. (MHz) f_o = output freq. (MHz) C_L = load capacitance (pF) $\Sigma(f_o C_L)$ = sum of outputs V_{DD} = supply voltage (V)
Dynamic power dissipation per package (P)	5	$1\,200 f_i + \Sigma(f_o C_L) \times V_{DD}^2$	
	10	$5\,600 f_i + \Sigma(f_o C_L) \times V_{DD}^2$	
	15	$16\,000 f_i + \Sigma(f_o C_L) \times V_{DD}^2$	

A.C. CHARACTERISTICS

$V_{SS} = 0\text{ V}$; $T_{amb} = 25\text{ }^{\circ}\text{C}$; $C_L = 50\text{ pF}$; input transition times $\leq 20\text{ ns}$

	V _{DD} V	symbol	min.	typ.	max.	typical extrapolation formula	
Propagation delays							
CP → O _n	5	t _{PHL}		110	220	ns	83 ns + (0,55 ns/pF) C _L
HIGH to LOW	10			45	90	ns	34 ns + (0,23 ns/pF) C _L
	15			30	60	ns	22 ns + (0,16 ns/pF) C _L
LOW to HIGH	5	t _{PLH}		115	230	ns	88 ns + (0,55 ns/pF) C _L
	10			45	95	ns	34 ns + (0,23 ns/pF) C _L
	15			35	65	ns	27 ns + (0,16 ns/pF) C _L
CP → TC	5	t _{PHL}		130	260	ns	103 ns + (0,55 ns/pF) C _L
HIGH to LOW	10			55	105	ns	44 ns + (0,23 ns/pF) C _L
	15			35	75	ns	27 ns + (0,16 ns/pF) C _L
LOW to HIGH	5	t _{PLH}		140	280	ns	113 ns + (0,55 ns/pF) C _L
	10			55	115	ns	44 ns + (0,23 ns/pF) C _L
	15			40	80	ns	32 ns + (0,16 ns/pF) C _L
CET → TC	5	t _{PHL}		105	210	ns	78 ns + (0,55 ns/pF) C _L
HIGH to LOW	10			50	100	ns	39 ns + (0,23 ns/pF) C _L
	15			35	75	ns	27 ns + (0,16 ns/pF) C _L
LOW to HIGH	5	t _{PLH}		90	185	ns	63 ns + (0,55 ns/pF) C _L
	10			35	70	ns	24 ns + (0,23 ns/pF) C _L
	15			25	50	ns	17 ns + (0,16 ns/pF) C _L
MR → O _n	5	t _{PHL}		120	245	ns	93 ns + (0,55 ns/pF) C _L
HIGH to LOW	10			50	100	ns	39 ns + (0,23 ns/pF) C _L
	15			35	70	ns	27 ns + (0,16 ns/pF) C _L
MR → TC	5	t _{PHL}		145	295	ns	118 ns + (0,55 ns/pF) C _L
HIGH to LOW	10			60	120	ns	49 ns + (0,23 ns/pF) C _L
	15			45	85	ns	37 ns + (0,16 ns/pF) C _L
Output transition times							
HIGH to LOW	5	t _{THL}		60	120	ns	10 ns + (1,0 ns/pF) C _L
	10			30	60	ns	9 ns + (0,42 ns/pF) C _L
	15			20	40	ns	6 ns + (0,28 ns/pF) C _L
LOW to HIGH	5	t _{TLH}		60	120	ns	10 ns + (1,0 ns/pF) C _L
	10			30	60	ns	9 ns + (0,42 ns/pF) C _L
	15			20	40	ns	6 ns + (0,28 ns/pF) C _L

A.C. CHARACTERISTICS

$V_{SS} = 0\text{ V}$; $T_{amb} = 25\text{ }^{\circ}\text{C}$; $C_L = 50\text{ pF}$; input transition times $\leq 20\text{ ns}$

	V_{DD} V	symbol	min.	typ.	max.	
Minimum clock pulse width; LOW	5	t_{WCPL}	100	50	ns	see also waveforms Figs 5, 6, 7 and 8
	10		40	20	ns	
	15		30	15	ns	
Minimum $\overline{MR}$ pulse width; LOW	5	t_{WMRL}	100	50	ns	
	10		40	20	ns	
	15		30	15	ns	
Recovery time for $\overline{MR}$	5	t_{RMR}	25	0	ns	
	10		15	0	ns	
	15		10	0	ns	
Set-up times $P_n \rightarrow CP$	5	t_{su}	110	55	ns	
	10		40	20	ns	
	15		30	15	ns	
$\overline{PE} \rightarrow CP$	5	t_{su}	120	60	ns	
	10		40	20	ns	
	15		25	10	ns	
CEP, CET $\rightarrow CP$	5	t_{su}	260	130	ns	
	10		100	50	ns	
	15		70	35	ns	
Hold times $P_n \rightarrow CP$	5	t_{hold}	20	-35	ns	
	10		10	-10	ns	
	15		5	-10	ns	
$\overline{PE} \rightarrow CP$	5	t_{hold}	15	-45	ns	
	10		5	-15	ns	
	15		5	-10	ns	
CEP, CET $\rightarrow CP$	5	t_{hold}	25	-105	ns	
	10		15	-35	ns	
	15		10	-25	ns	
Maximum clock pulse frequency	5	f_{max}	2,5	5	MHz	
	10		7	14	MHz	
	15		9	18	MHz	




Fig. 5 Waveforms showing minimum CP and $\overline{MR}$ pulse widths and $\overline{MR}$ to CP recovery time.






Fig. 6 Waveforms showing set-up times and hold times for CEP and CET inputs.
 Condition: $\overline{PE} = \overline{MR} = \text{HIGH}$.



Conditions
 $\overline{PE} = \text{LOW}$
 $\overline{MR} = \text{HIGH}$

Fig. 7 Waveforms showing set-up times and hold times for P_n inputs.



Condition
 $\overline{MR} = \text{HIGH}$

Fig. 8 Waveforms showing set-up times and hold times for $\overline{PE}$ input.

Note

Set-up and hold times are shown as positive values but may be specified as negative values.





Fig. 9 Timing diagram.

APPLICATION INFORMATION

An example of an application for the HEF40161B is:

- Programmable binary counter.

clock



NOTE

On the TC outputs, glitches can occur during counting. In totally synchronous mode they will not have any adverse affect. However the TC output in asynchronous mode can cause problems.

Fig. 10 Synchronous multi-stage counting scheme.

7Z85119