

## 4-BIT SYNCHRONOUS DECADE COUNTER WITH SYNCHRONOUS RESET



The HEF40162B is a fully synchronous edge-triggered 4-bit decade counter with a clock input (CP), four synchronous parallel data inputs ( $P_0$  to  $P_3$ ), four synchronous mode control inputs (parallel enable (PE), count enable parallel (CEP), count enable trickle (CET) and synchronous reset ( $\bar{SR}$ )), buffered outputs from all four bit positions ( $O_0$  to  $O_3$ ) and a terminal count output (TC).

Operation is synchronous and occurs on the LOW to HIGH transition of CP. When  $\bar{PE}$  is LOW, the next LOW to HIGH transition of CP loads data into the counter from  $P_0$  to  $P_3$ . When  $\bar{PE}$  is HIGH, the next LOW to HIGH transition of CP advances the counter to its next state only if both CEP and CET are HIGH; otherwise no change occurs in the state of the counter. TC is HIGH when the state of the counter is 9 ( $O_0 = O_3 = \text{HIGH}$ ,  $O_1 = O_2 = \text{LOW}$ ) and when CET is HIGH. A LOW on  $\bar{SR}$  sets all outputs ( $O_0$  to  $O_3$  and TC) LOW on the next LOW to HIGH transition of CP, independent of the state of all other synchronous mode control inputs (CEP, CET and PE). Multistage synchronous counting is possible without additional components by using a carry look-ahead counting technique; in this case, TC is used to enable successive cascaded stages. CEP, CET,  $\bar{PE}$  and  $\bar{SR}$  must be stable only during the set-up time before the LOW to HIGH transition of CP.




Fig. 1 Functional diagram.

### FAMILY DATA

I<sub>DD</sub> LIMITS category MSI

see Family Specifications



Products approved to CECC 90 104-095.

October 1980

785





Fig. 2 Logic diagram.

7274573



## PINNING

PE	parallel enable input
P <sub>0</sub> to P <sub>3</sub>	parallel data inputs
CEP	count enable parallel input
CET	count enable trickle input
CP	clock input (LOW to HIGH, edge-triggered)
SR	synchronous reset input (active LOW)
O <sub>0</sub> to O <sub>3</sub>	parallel outputs
TC	terminal count output

Fig. 3 Pinning diagram.

HEF40162BP : 16-lead DIL; plastic (SOT-38Z).

HEF40162BD: 16-lead DIL; ceramic (cerdip) (SOT-74).

HEF40162BT: 16-lead mini-pack; plastic (SO-16; SOT-109A).

## SYNCHRONOUS MODE SELECTION

SR	PE	CEP	CET	mode
H	L	X	X	preset
H	H	L	X	no change
H	H	X	L	no change
H	H	H	H	count
L	X	X	X	reset

H = HIGH state (the more positive voltage)

L = LOW state (the less positive voltage)

X = state is immaterial

## TERMINAL COUNT GENERATION

CET	(O <sub>0</sub> · O <sub>1</sub> · O <sub>2</sub> · O <sub>3</sub> )	TC
L	L	L
L	H	L
H	L	L
H	H	H

$$TC = CET \cdot O_0 \cdot \bar{O}_1 \cdot \bar{O}_2 \cdot O_3$$




Fig. 4 State diagram.

7275086

**A.C. CHARACTERISTICS** $V_{SS} = 0 \text{ V}$ ;  $T_{amb} = 25^\circ\text{C}$ ; input transition times  $\leq 20 \text{ ns}$ 

	$V_{DD}$ V	typical formula for P ( $\mu\text{W}$ )	where
Dynamic power dissipation per package (P)	5 10 15	$1\,200 f_i + \Sigma(f_o C_L) \times V_{DD}^2$ $5\,600 f_i + \Sigma(f_o C_L) \times V_{DD}^2$ $16\,000 f_i + \Sigma(f_o C_L) \times V_{DD}^2$	$f_i = \text{input freq. (MHz)}$ $f_o = \text{output freq. (MHz)}$ $C_L = \text{load capacitance (pF)}$ $\Sigma(f_o C_L) = \text{sum of outputs}$ $V_{DD} = \text{supply voltage (V)}$

**A.C. CHARACTERISTICS** $V_{SS} = 0 \text{ V}$ ;  $T_{amb} = 25^\circ\text{C}$ ;  $C_L = 50 \text{ pF}$ ; input transition times  $\leq 20 \text{ ns}$ 

	$V_{DD}$ V	symbol	min.	typ.	max.	typical extrapolation formula
Propagation delays $CP \rightarrow O_n$ HIGH to LOW	5	t <sub>PHL</sub>		110	220	ns
	10			45	90	ns
	15			30	60	ns
	5	t <sub>PLH</sub>		115	230	ns
	10			45	95	ns
	15			35	65	ns
	5	t <sub>PHL</sub>		130	260	ns
	10			55	105	ns
	15			35	75	ns
	5	t <sub>PLH</sub>		140	280	ns
	10			55	115	ns
	15			40	80	ns
CET $\rightarrow$ TC HIGH to LOW	5	t <sub>PHL</sub>		105	210	ns
	10			50	100	ns
	15			35	75	ns
	5	t <sub>PLH</sub>		90	185	ns
	10			35	70	ns
	15			25	50	ns
	5	t <sub>THL</sub>		60	120	ns
	10			30	60	ns
	15			20	40	ns
	5	t <sub>TLH</sub>		60	120	ns
	10			30	60	ns
	15			20	40	ns

## A.C. CHARACTERISTICS

 $V_{SS} = 0 \text{ V}$ ;  $T_{amb} = 25^\circ\text{C}$ ;  $C_L = 50 \text{ pF}$ ; input transition times  $\leq 20 \text{ ns}$ 

	$V_{DD}$ V	symbol	min.	typ.	max.	
Minimum clock pulse width; LOW	5	t <sub>WCPL</sub>	100	50	ns	
	10		40	20	ns	
	15		30	15	ns	
Set-up times $P_n \rightarrow CP$	5	t <sub>su</sub>	110	55	ns	
	10		40	20	ns	
	15		30	15	ns	
$\overline{PE} \rightarrow CP$	5	t <sub>su</sub>	120	60	ns	
	10		40	20	ns	
	15		25	10	ns	
CEP, CET $\rightarrow CP$	5	t <sub>su</sub>	260	130	ns	
	10		100	50	ns	
	15		70	35	ns	
$\overline{SR} \rightarrow CP$	5	t <sub>su</sub>	50	25	ns	see also waveforms Figs 5, 6, 7 and 8
	10		20	10	ns	
	15		15	10	ns	
Hold times $P_n \rightarrow CP$	5	t <sub>hold</sub>	20	-35	ns	
	10		10	-10	ns	
	15		5	-10	ns	
$\overline{PE} \rightarrow CP$	5	t <sub>hold</sub>	15	-45	ns	
	10		5	-15	ns	
	15		5	-10	ns	
CEP, CET $\rightarrow CP$	5	t <sub>hold</sub>	25	-105	ns	
	10		15	-35	ns	
	15		10	-25	ns	
$\overline{SR} \rightarrow CP$	5	t <sub>hold</sub>	15	-10	ns	
	10		5	-5	ns	
	15		5	0	ns	
Maximum clock pulse frequency	5	f <sub>max</sub>	2,5	5	MHz	
	10		7	14	MHz	
	15		9	18	MHz	




Fig. 5 Waveforms showing set-up times and hold times for SR input and minimum CP pulse width.






Fig. 6 Waveforms showing set-up times and hold times for CEP and CET inputs.

7275093.1

Condition:  $\overline{PE} = \overline{SR} = \text{HIGH}$ .

Fig. 7 Waveforms showing set-up times and hold times for  $P_n$  inputs.Fig. 8 Waveforms showing set-up times and hold times for  $\overline{PE}$  input.**Note**

Set-up and hold times are shown as positive values but may be specified as negative values.





Fig. 9 Timing diagram.

**APPLICATION INFORMATION**

An example of an application for the HEF40162B is:

- Programmable decade counter.

**NOTE**

On the TC outputs, glitches can occur during counting. In totally synchronous mode they will not have any adverse affect. However the TC output in asynchronous mode can cause problems.

Fig. 10 Synchronous multi-stage counting scheme.