

QUADRUPLE BILATERAL SWITCHES



The HEF4016B has four independent analogue switches (transmission gates). Each switch has two input/output terminals (Y/Z) and an active HIGH enable input (E). When E is connected to V_{DD} a low impedance bidirectional path between Y and Z is established (ON condition). When E is connected to V_{SS} the switch is disabled and a high impedance between Y and Z is established (OFF condition). Current through a switch will not cause additional V_{DD} current provided the voltage at the terminals of the switch is maintained within the supply voltage range; $V_{DD} \geq (V_Y, V_Z) \geq V_{SS}$. Inputs Y and Z are electrically equivalent terminals.




Fig. 1 Functional diagram.

7Z69571.2




Fig. 2 Pinning diagram.

HEF4016BP : 14-lead DIL; plastic (SOT-27).

HEF4016BD : 14-lead DIL; ceramic (cerdip) (SOT-73).

HEF4016BT : 14-lead mini-pack; plastic (SO-14; SOT-108A).


PINNING

 E_0 to E_3 enable inputs Y_0 to Y_3 input/output terminals Z_0 to Z_3 input/output terminals

APPLICATION INFORMATION

Some examples of applications for the HEF4016B are:

- Signal gating
- Modulation
- Demodulation
- Chopper



7Z69694.3

Fig. 3 Schematic diagram (one switch).

RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Power dissipation per switch

P max. 100 mW

For other RATINGS see Family Specifications

D.C. CHARACTERISTICS $T_{amb} = 25^{\circ}\text{C}$; $V_{SS} = 0\text{ V}$ (unless otherwise specified)

parameter	V_{DD} V	symbol	typ.	max.	unit	conditions
ON resistance	5	R_{ON}	8000	—	Ω	E_n at V_{IH} $V_{is} = 0$ to V_{DD} see Fig. 4
	10		230	690	Ω	
	15		115	350	Ω	
ON resistance	5	R_{ON}	140	425	Ω	E_n at V_{IH} $V_{is} = V_{SS}$ see Fig. 4
	10		65	195	Ω	
	15		50	145	Ω	
ON resistance	5	R_{ON}	170	515	Ω	E_n at V_{IH} $V_{is} = V_{DD}$ see Fig. 4
	10		95	285	Ω	
	15		75	220	Ω	
' Δ ' ON resistance between any two channels	5	ΔR_{ON}	200	—	Ω	E_n at V_{IH} $V_{is} = 0$ to V_{DD} see Fig. 4
	10		15	—	Ω	
	15		10	—	Ω	

parameter	V_{DD} V	symbol	$T_{amb} (^{\circ}\text{C})$			unit	condition
			—40 min.	+25 max.	+85 min. max.		
Quiescent device current	5	I_{DD}	—	1,0	—	7,5	$V_{SS} = 0$; all valid input combinations; $V_I = V_{SS}$ or V_{DD}
	10		—	2,0	—	15,0	
	15		—	4,0	—	30,0	
Input leakage current at E_n	15	$\pm I_{IN}$	—	—	—	300	E_n at V_{SS} or V_{DD}
OFF-state leakage current, any channel OFF	5	I_{OZ}	—	—	—	—	E_n at V_{IL} ; $V_{is} = V_{SS}$ or V_{DD} ; $V_{os} = V_{DD}$ or V_{SS}
	10		—	—	—	—	
	15		—	—	200	—	
E_n input voltage LOW	5	V_{IL}	—	1,5	—	1,5	switch OFF; see Fig. 9 for I_{OZ}
	10		—	3,0	—	3,0	
	15		—	4,0	—	4,0	
E_n input voltage HIGH	5	V_{IH}	3,5	—	3,5	—	low-impedance between Y and Z (ON condition) see R_{ON} switch
	10		7,0	—	7,0	—	
	15		11,0	—	11,0	—	




Fig. 4 Test set-up for measuring R_{ON} .




Fig. 5 Typical R_{ON} as a function of input voltage.

$E_n > V_{IH}$
 $I_{is} = 100 \mu A$
 $V_{SS} = 0$ V

A.C. CHARACTERISTICS $V_{SS} = 0\text{ V}$; $T_{amb} = 25\text{ }^{\circ}\text{C}$; input transition times $\leq 20\text{ ns}$

	V_{DD} V	symbol	typ.	max.	
Propagation delays $V_{is} \rightarrow V_{os}$ HIGH to LOW	5	t_{PHL}	25	50	ns
	10		10	20	ns
	15		5	10	ns
LOW to HIGH	5	t_{PLH}	20	40	ns
	10		10	20	ns
	15		5	10	ns
Output disable times $E_n \rightarrow V_{os}$ HIGH	5	t_{PHZ}	90	130	ns
	10		80	110	ns
	15		75	100	ns
LOW	5	t_{PLZ}	85	120	ns
	10		75	100	ns
	15		75	100	ns
Output enable times $E_n \rightarrow V_{os}$ HIGH	5	t_{PZH}	40	80	ns
	10		20	40	ns
	15		15	30	ns
LOW	5	t_{PZL}	40	80	ns
	10		20	40	ns
	15		15	30	ns
Distortion, sine-wave response	5		—		%
	10		0,08		%
	15		0,04		%
Crosstalk between any two channels	5		—		MHz
	10		1		MHz
	15		—		MHz
Crosstalk; enable input to output	5		—		mV
	10		50		mV
	15		—		mV
OFF-state feed-through	5		—		MHz
	10		1		MHz
	15		—		MHz
ON-state frequency response	5		—		MHz
	10		90		MHz
	15		—		MHz

	V_{DD} V	typical formula for P (μW)	where f_i = input freq. (MHz) f_o = output freq. (MHz) C_L = load capacitance (pF) $\Sigma(f_o C_L)$ = sum of outputs V_{DD} = supply voltage (V)
Dynamic power dissipation per package (P)*	5	$550 f_i + \Sigma(f_o C_L) \times V_{DD}^2$	
	10	$2\,600 f_i + \Sigma(f_o C_L) \times V_{DD}^2$	
	15	$6\,500 f_i + \Sigma(f_o C_L) \times V_{DD}^2$	

* All enable inputs switching.

NOTES

V_{is} is the input voltage at a Y or Z terminal, whichever is assigned as input.

V_{os} is the output voltage at a Y or Z terminal, whichever is assigned as output.

1. $R_L = 10\text{ k}\Omega$ to V_{SS} ; $C_L = 50\text{ pF}$ to V_{SS} ; $E_n = V_{DD}$; $V_{is} = V_{DD}$ (square-wave); see Figs 6 and 10.
2. $R_L = 10\text{ k}\Omega$; $C_L = 50\text{ pF}$ to V_{SS} ; $E_n = V_{DD}$ (square-wave);
 $V_{is} = V_{DD}$ and R_L to V_{SS} for t_{PHZ} and t_{PZH} ;
 $V_{is} = V_{SS}$ and R_L to V_{DD} for t_{PLZ} and t_{PZL} ; see Figs 6 and 11.
3. $R_L = 10\text{ k}\Omega$; $C_L = 15\text{ pF}$; $E_n = V_{DD}$; $V_{is} = \frac{1}{2}V_{DD}(p-p)$ (sine-wave, symmetrical about $\frac{1}{2}V_{DD}$);
 $f_{is} = 1\text{ kHz}$; see Fig. 7.
4. $R_L = 1\text{ k}\Omega$; $V_{is} = \frac{1}{2}V_{DD}(p-p)$ (sine-wave, symmetrical about $\frac{1}{2}V_{DD}$);
 $20 \log \frac{V_{os}(B)}{V_{is}(A)} = -50\text{ dB}$; $E_n(A) = V_{SS}$; $E_n(B) = V_{DD}$; see Fig. 8.
5. $R_L = 10\text{ k}\Omega$ to V_{SS} ; $C_L = 15\text{ pF}$ to V_{SS} ; $E_n = V_{DD}$ (square-wave); crosstalk is $|V_{os}|$ (peak value);
 see Fig. 6.
6. $R_L = 1\text{ k}\Omega$; $C_L = 5\text{ pF}$; $E_n = V_{SS}$; $V_{is} = \frac{1}{2}V_{DD}(p-p)$ (sine-wave, symmetrical about $\frac{1}{2}V_{DD}$);
 $20 \log \frac{V_{os}}{V_{is}} = -50\text{ dB}$; see Fig. 7.
7. $R_L = 1\text{ k}\Omega$; $C_L = 5\text{ pF}$; $E_n = V_{DD}$; $V_{is} = \frac{1}{2}V_{DD}(p-p)$ (sine-wave, symmetrical about $\frac{1}{2}V_{DD}$);
 $20 \log \frac{V_{os}}{V_{is}} = -3\text{ dB}$; see Fig. 7.




Fig. 6.




Fig. 7.





Fig. 8.




Fig. 9.





Fig. 10 Waveforms showing propagation delays from V_{is} to V_{os} .



(1) V_{is} at V_{DD} ; (2) V_{is} at V_{SS} .

Fig. 11 Waveforms showing output disable and enable times.