



## PRESETTABLE DIVIDE-BY-N COUNTER

The HEF4018B is a 5-stage Johnson counter with a clock input (CP), a data input (D), an asynchronous parallel load input (PL), five parallel inputs ( $P_0$  to  $P_4$ ), five active LOW buffered outputs ( $\bar{O}_0$  to  $\bar{O}_4$ ), and an overriding asynchronous master reset input (MR).

Information on  $P_0$  to  $P_4$  is asynchronously loaded into the counter while PL is HIGH, independent of CP and D inputs. When  $P_L$  is LOW, the counter advances on the LOW to HIGH transition of CP. By connecting  $\bar{O}_0$  to  $\bar{O}_4$  to D, the counter operates as a divide-by-n counter ( $n = 2$  to  $10$ ; see also function selection below). Each register stage is a D-type master-slave flip-flop with a set-direct/clear-direct input. An internal code correction circuit provides automatic code correction of the counter. From any illegal code the counter is in a proper counting mode within 11 clock pulses.

A HIGH on MR resets the counter ( $\bar{O}_0$  to  $\bar{O}_4 = \text{HIGH}$ ) independent of all other inputs.




Fig. 1 Functional diagram.

### FUNCTION SELECTION

| counter mode; divide by | connect D input to                                                                                                       | remarks                                        |
|-------------------------|--------------------------------------------------------------------------------------------------------------------------|------------------------------------------------|
| 10<br>8<br>6<br>4<br>2  | $\bar{O}_4$<br>$\bar{O}_3$<br>$\bar{O}_2$<br>$\bar{O}_1$<br>$\bar{O}_0$                                                  | no external components needed                  |
| 9<br>7<br>5<br>3        | $\bar{O}_3 \cdot \bar{O}_4$<br>$\bar{O}_2 \cdot \bar{O}_3$<br>$\bar{O}_1 \cdot \bar{O}_2$<br>$\bar{O}_0 \cdot \bar{O}_1$ | AND gate needed; counter skips all HIGH states |




Fig. 2 Pinning diagram.

HEF4018BP : 16-lead DIL; plastic (SOT-38Z).

HEF4018BD : 16-lead DIL; ceramic (cerdip) (SOT-74).

HEF4018BT : 16-lead mini-pack; plastic (SO-16; SOT-109A).

### PINNING

|                            |                                          |
|----------------------------|------------------------------------------|
| PL                         | parallel load input                      |
| $P_0$ to $P_4$             | parallel inputs                          |
| D                          | data input                               |
| CP                         | clock input (LOW to HIGH edge triggered) |
| MR                         | master reset input                       |
| $\bar{O}_0$ to $\bar{O}_4$ | buffered output (active LOW)             |

### APPLICATION INFORMATION


Some examples of applications for the HEF4018B are:

- Programmable divide-by-n counter
- Programmable frequency division
- Timers

### FAMILY DATA

$I_{DD}$  LIMITS category MSI

see Family Specifications



7269821.2

Fig. 3 Logic diagram.

## A.C. CHARACTERISTICS

$V_{SS} = 0\text{ V}$ ;  $T_{amb} = 25\text{ }^{\circ}\text{C}$ ; input transition times  $\leq 20\text{ ns}$

|                                           | $V_{DD}$<br>V | typical formula for P ( $\mu\text{W}$ )       | where<br>$f_i$ = input freq. (MHz)<br>$f_o$ = output freq. (MHz)<br>$C_L$ = load capacitance (pF)<br>$\Sigma(f_o C_L)$ = sum of outputs<br>$V_{DD}$ = supply voltage (V) |
|-------------------------------------------|---------------|-----------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Dynamic power dissipation per package (P) | 5             | $700 f_i + \Sigma(f_o C_L) \times V_{DD}^2$   |                                                                                                                                                                          |
|                                           | 10            | $3450 f_i + \Sigma(f_o C_L) \times V_{DD}^2$  |                                                                                                                                                                          |
|                                           | 15            | $10300 f_i + \Sigma(f_o C_L) \times V_{DD}^2$ |                                                                                                                                                                          |

## A.C. CHARACTERISTICS

$V_{SS} = 0\text{ V}$ ;  $T_{amb} = 25\text{ }^{\circ}\text{C}$ ;  $C_L = 50\text{ pF}$ ; input transition times  $\leq 20\text{ ns}$

|                         | V <sub>DD</sub><br>V | symbol           | min. | typ. | max. | typical extrapolation<br>formula    |                                      |
|-------------------------|----------------------|------------------|------|------|------|-------------------------------------|--------------------------------------|
| Propagation delays      |                      |                  |      |      |      |                                     |                                      |
| CP → $\bar{O}$          | 5                    | t <sub>PHL</sub> |      | 185  | 370  | ns                                  | 158 ns + (0,55 ns/pF) C <sub>L</sub> |
| HIGH to LOW             | 10                   |                  | 65   | 135  | ns   | 54 ns + (0,23 ns/pF) C <sub>L</sub> |                                      |
|                         | 15                   |                  | 50   | 95   | ns   | 42 ns + (0,16 ns/pF) C <sub>L</sub> |                                      |
| LOW to HIGH             | 5                    | t <sub>PLH</sub> |      | 145  | 295  | ns                                  | 118 ns + (0,55 ns/pF) C <sub>L</sub> |
|                         | 10                   |                  | 55   | 110  | ns   | 44 ns + (0,23 ns/pF) C <sub>L</sub> |                                      |
|                         | 15                   |                  | 40   | 85   | ns   | 32 ns + (0,16 ns/pF) C <sub>L</sub> |                                      |
| PL → $\bar{O}$          | 5                    | t <sub>PHL</sub> |      | 205  | 415  | ns                                  | 178 ns + (0,55 ns/pF) C <sub>L</sub> |
| HIGH to LOW             | 10                   |                  | 70   | 140  | ns   | 59 ns + (0,23 ns/pF) C <sub>L</sub> |                                      |
|                         | 15                   |                  | 50   | 105  | ns   | 42 ns + (0,16 ns/pF) C <sub>L</sub> |                                      |
| LOW to HIGH             | 5                    | t <sub>PLH</sub> |      | 175  | 350  | ns                                  | 148 ns + (0,55 ns/pF) C <sub>L</sub> |
|                         | 10                   |                  | 65   | 125  | ns   | 54 ns + (0,23 ns/pF) C <sub>L</sub> |                                      |
|                         | 15                   |                  | 50   | 95   | ns   | 42 ns + (0,16 ns/pF) C <sub>L</sub> |                                      |
| MR → $\bar{O}$          | 5                    | t <sub>PLH</sub> |      | 140  | 280  | ns                                  | 113 ns + (0,55 ns/pF) C <sub>L</sub> |
| LOW to HIGH             | 10                   |                  | 55   | 105  | ns   | 44 ns + (0,23 ns/pF) C <sub>L</sub> |                                      |
|                         | 15                   |                  | 40   | 80   | ns   | 32 ns + (0,16 ns/pF) C <sub>L</sub> |                                      |
| Output transition times |                      |                  |      |      |      |                                     |                                      |
| HIGH to LOW             | 5                    | t <sub>THL</sub> |      | 60   | 120  | ns                                  | 10 ns + (1,0 ns/pF) C <sub>L</sub>   |
|                         | 10                   |                  | 30   | 60   | ns   | 9 ns + (0,42 ns/pF) C <sub>L</sub>  |                                      |
|                         | 15                   |                  | 20   | 40   | ns   | 6 ns + (0,28 ns/pF) C <sub>L</sub>  |                                      |
| LOW to HIGH             | 5                    | t <sub>TLH</sub> |      | 60   | 120  | ns                                  | 10 ns + (1,0 ns/pF) C <sub>L</sub>   |
|                         | 10                   |                  | 30   | 60   | ns   | 9 ns + (0,42 ns/pF) C <sub>L</sub>  |                                      |
|                         | 15                   |                  | 20   | 40   | ns   | 6 ns + (0,28 ns/pF) C <sub>L</sub>  |                                      |

# A.C. CHARACTERISTICS

$V_{SS} = 0\text{ V}$ ;  $T_{amb} = 25\text{ }^{\circ}\text{C}$ ;  $C_L = 50\text{ pF}$ ; input transition times  $\leq 20\text{ ns}$

|                                   | $V_{DD}$<br>V | symbol     | min.            | typ.              | max.              | typical extrapolation<br>formula      |
|-----------------------------------|---------------|------------|-----------------|-------------------|-------------------|---------------------------------------|
| Set-up time<br>D $\rightarrow$ CP | 5<br>10<br>15 | $t_{su}$   | 130<br>40<br>30 | 65<br>20<br>15    | ns<br>ns<br>ns    | see also waveforms<br>Figs 4, 5 and 6 |
| Hold time<br>D $\rightarrow$ CP   | 5<br>10<br>15 | $t_{hold}$ | 20<br>5<br>5    | -45<br>-15<br>-10 | ns<br>ns<br>ns    |                                       |
| Minimum clock<br>pulse width; LOW | 5<br>10<br>15 | $t_{WCPL}$ | 140<br>50<br>40 | 70<br>25<br>20    | ns<br>ns<br>ns    |                                       |
| Minimum MR pulse<br>width; HIGH   | 5<br>10<br>15 | $t_{WMRH}$ | 100<br>35<br>25 | 50<br>20<br>15    | ns<br>ns<br>ns    |                                       |
| Minimum PL pulse<br>width; HIGH   | 5<br>10<br>15 | $t_{WPLH}$ | 145<br>50<br>35 | 75<br>25<br>20    | ns<br>ns<br>ns    |                                       |
| Recovery time<br>for MR           | 5<br>10<br>15 | $t_{RMR}$  | 135<br>40<br>25 | 70<br>20<br>15    | ns<br>ns<br>ns    |                                       |
| Recovery time<br>for PL           | 5<br>10<br>15 | $t_{RPL}$  | 170<br>55<br>40 | 85<br>30<br>20    | ns<br>ns<br>ns    |                                       |
| Maximum clock<br>pulse frequency  | 5<br>10<br>15 | $f_{max}$  | 2<br>6<br>8     | 4<br>11<br>16     | MHz<br>MHz<br>MHz |                                       |




Fig. 4 Waveforms showing minimum MR pulse width and MR recovery time.




Fig. 5 Waveforms showing minimum clock pulse width, set-up time and hold time for CP and D.




Fig. 6 Waveforms showing minimum PL pulse width, recovery time for PL, and set-up and hold times for P<sub>n</sub> to PL. Set-up and hold times are shown as positive values but may be specified as negative values.




Fig. 7 Timing diagram.

**Note**

D input connected to  $\overline{Q}_4$  for decade counter configuration.