

4-BIT UP/DOWN DECADE COUNTER



The HEF40192B is a 4-bit synchronous up/down decade counter. The counter has a count-up clock input (CP_U), a count-down clock input (CP_D), an asynchronous parallel load input ($\overline{PL}$), four parallel data inputs (P_0 to P_3), an asynchronous master reset input (MR), four counter outputs (O_0 to O_3), an active LOW terminal count-up (carry) output ($\overline{TC}_U$) and an active LOW terminal count-down (borrow) output ($\overline{TC}_D$).

The counter outputs change state on the LOW to HIGH transition of either clock input. However, for correct counting, both clock inputs cannot be LOW simultaneously. The outputs $\overline{TC}_U$ and $\overline{TC}_D$ are normally HIGH. When the circuit has reached the maximum count state of '9', the next HIGH to LOW transition of CP_U will cause $\overline{TC}_U$ to go LOW. $\overline{TC}_U$ will stay LOW until CP_U goes HIGH again. Likewise, output $\overline{TC}_D$ will go LOW when the circuit is in the zero state and CP_D goes LOW. When $\overline{PL}$ is LOW, the information on P_0 to P_3 is asynchronously loaded into the counter. A HIGH on MR resets the counter independent of all other input conditions. The counter stages are of a static toggle type flip-flop.




Fig. 1 Functional diagram.




Fig. 2 Pinning diagram.

HEF40192BP : 16-lead DIL; plastic (SOT-38Z).

HEF40192BD : 16-lead DIL; ceramic (cerdip) (SOT-74).

HEF40192BT : 16-lead mini-pack; plastic (SO-16; SOT-109A).

PINNING

$\overline{PL}$	parallel load input (active LOW)
P_0 to P_3	parallel data inputs
CP_U	count-up clock pulse input (LOW to HIGH, edge-triggered)
CP_D	count-down clock pulse input (LOW to HIGH, edge-triggered)
MR	master reset input (asynchronous)
$\overline{TC}_U$	buffered terminal count-up (carry) output (active LOW)
$\overline{TC}_D$	buffered terminal count-down (borrow) output (active LOW)
O_0 to O_3	buffered counter outputs

FAMILY DATA

I_{DD} LIMITS category MSI

see Family Specifications






Fig. 3 Logic diagram (continued on next page).





Fig. 3 Logic diagram (continued).

FUNCTION TABLE

MR	$\overline{PL}$	CP_U	CP_D	mode
H	X	X	X	reset (asyn.)
L	L	X	X	parallel load
L	H	$\nearrow$	H	count-up
L	H	H	$\searrow$	count-down

H = HIGH state (the more positive voltage)
L = LOW state (the less positive voltage)
X = state is immaterial
 $\nearrow$ = positive-going transition



Logic equations for terminal count:

$$\overline{TC_U} = \overline{O_0 \cdot O_3 \cdot \overline{CP_U}}$$
$$\overline{TC_D} = \overline{O_0 \cdot \overline{O_1} \cdot \overline{O_2} \cdot \overline{O_3} \cdot \overline{CP_D}}$$

Fig. 4 State diagram.

A.C. CHARACTERISTICS

$V_{SS} = 0\text{ V}$; $T_{amb} = 25\text{ }^\circ\text{C}$; input transition times $\leq 20\text{ ns}$

	V_{DD} V	typical formula for P (μW)	where f_i = input freq. (MHz) f_o = output freq. (MHz) C_L = load capacitance (pF) $\Sigma(f_o C_L)$ = sum of outputs V_{DD} = supply voltage (V)
Dynamic power dissipation per package (P)	5 10 15	$550 f_i + \Sigma(f_o C_L) \times V_{DD}^2$ $2400 f_i + \Sigma(f_o C_L) \times V_{DD}^2$ $6500 f_i + \Sigma(f_o C_L) \times V_{DD}^2$	

A.C. CHARACTERISTICS

 $V_{SS} = 0\text{ V}$; $T_{amb} = 25\text{ }^{\circ}\text{C}$; $C_L = 50\text{ pF}$; input transition times $\leq 20\text{ ns}$

	V _{DD} V	symbol	min.	typ.	max.	typical extrapolation formula	
Propagation delays							
CP _U → O _n	5	t _{PHL}		210	415	ns	183 ns + (0,55 ns/pF) C _L
HIGH to LOW	10			85	165	ns	74 ns + (0,23 ns/pF) C _L
	15			60	120	ns	52 ns + (0,16 ns/pF) C _L
	5	t _{PLH}		170	340	ns	143 ns + (0,55 ns/pF) C _L
LOW to HIGH	10			70	140	ns	59 ns + (0,23 ns/pF) C _L
	15			50	100	ns	42 ns + (0,16 ns/pF) C _L
CP _D → O _n	5	t _{PHL}		210	420	ns	183 ns + (0,55 ns/pF) C _L
HIGH to LOW	10			85	170	ns	74 ns + (0,23 ns/pF) C _L
	15			65	125	ns	57 ns + (0,16 ns/pF) C _L
	5	t _{PLH}		170	340	ns	143 ns + (0,55 ns/pF) C _L
LOW to HIGH	10			70	140	ns	59 ns + (0,23 ns/pF) C _L
	15			50	100	ns	42 ns + (0,16 ns/pF) C _L
CP _U → $\overline{TC}_U$	5	t _{PHL}		125	250	ns	98 ns + (0,55 ns/pF) C _L
HIGH to LOW	10			50	100	ns	39 ns + (0,23 ns/pF) C _L
	15			35	70	ns	27 ns + (0,16 ns/pF) C _L
	5	t _{PLH}		95	185	ns	68 ns + (0,55 ns/pF) C _L
LOW to HIGH	10			40	80	ns	29 ns + (0,23 ns/pF) C _L
	15			30	60	ns	22 ns + (0,16 ns/pF) C _L
CP _D → $\overline{TC}_D$	5	t _{PHL}		140	280	ns	113 ns + (0,55 ns/pF) C _L
HIGH to LOW	10			55	110	ns	44 ns + (0,23 ns/pF) C _L
	15			40	80	ns	32 ns + (0,16 ns/pF) C _L
	5	t _{PLH}		100	195	ns	73 ns + (0,55 ns/pF) C _L
LOW to HIGH	10			40	85	ns	29 ns + (0,23 ns/pF) C _L
	15			30	65	ns	22 ns + (0,16 ns/pF) C _L
MR → O _n	5	t _{PHL}		195	390	ns	168 ns + (0,55 ns/pF) C _L
HIGH to LOW	10			80	160	ns	69 ns + (0,23 ns/pF) C _L
	15			60	120	ns	52 ns + (0,16 ns/pF) C _L
MR → $\overline{TC}_U$	5	t _{PLH}		145	285	ns	118 ns + (0,55 ns/pF) C _L
LOW to HIGH	10			60	115	ns	49 ns + (0,23 ns/pF) C _L
	15			45	90	ns	37 ns + (0,16 ns/pF) C _L
MR → $\overline{TC}_D$	5	t _{PHL}		365	730	ns	338 ns + (0,55 ns/pF) C _L
HIGH to LOW	10			130	265	ns	119 ns + (0,23 ns/pF) C _L
	15			100	205	ns	92 ns + (0,16 ns/pF) C _L
$\overline{PL}$ → O _n	5	t _{PHL}		185	360	ns	158 ns + (0,55 ns/pF) C _L
HIGH to LOW	10			75	150	ns	64 ns + (0,23 ns/pF) C _L
	15			55	110	ns	47 ns + (0,16 ns/pF) C _L
	5	t _{PLH}		145	290	ns	118 ns + (0,55 ns/pF) C _L
LOW to HIGH	10			60	120	ns	49 ns + (0,23 ns/pF) C _L
	15			45	90	ns	37 ns + (0,16 ns/pF) C _L

A.C. CHARACTERISTICS

 $V_{SS} = 0\text{ V}$; $T_{amb} = 25\text{ }^{\circ}\text{C}$; $C_L = 50\text{ pF}$; input transition times $\leq 20\text{ ns}$

	V _{DD} V	symbol	min.	typ.	max.	typical extrapolation formula	
Output transition times	5			60	120	ns	10 ns + (1,0 ns/pF) C _L
HIGH to LOW	10	t _{THL}		30	60	ns	9 ns + (0,42 ns/pF) C _L
	15			20	40	ns	6 ns + (0,28 ns/pF) C _L
LOW to HIGH	5			60	120	ns	10 ns + (1,0 ns/pF) C _L
	10	t _{TLH}		30	60	ns	9 ns + (0,42 ns/pF) C _L
	15			20	40	ns	6 ns + (0,28 ns/pF) C _L
Set-up time	5		160	80		ns	} see also waveforms Fig. 5
P _n → $\overline{P_L}$	10	t _{su}	60	30		ns	
	15		50	25		ns	
Hold time	5		10	-70		ns	
P _n → $\overline{P_L}$	10	t _{hold}	5	-25		ns	
	15		5	-20		ns	
Minimum CP _U or CP _D pulse width; LOW	5		150	75		ns	
	10	t _{WCPL}	50	25		ns	
	15		35	20		ns	
Minimum MR pulse width; HIGH	5		180	90		ns	
	10	t _{WMRH}	70	35		ns	
	15		60	30		ns	
Minimum $\overline{P_L}$ pulse width; LOW	5		120	60		ns	
	10	t _{WPLL}	45	20		ns	
	15		30	15		ns	
Recovery time for MR	5		125	65		ns	
	10	t _{RMR}	70	35		ns	
	15		50	25		ns	
Recovery time for $\overline{P_L}$	5		90	45		ns	
	10	t _{RPL}	35	15		ns	
	15		25	10		ns	
Maximum clock pulse frequency	5		2,5	5		MHz	
	10	f _{max}	7	14		MHz	
	15		9	18		MHz	

 see also waveforms
Fig. 5




Fig. 5 Waveforms showing recovery times for $\overline{P_L}$ and MR, minimum pulse widths for CP_U, CP_D, $\overline{P_L}$ and MR, and set-up and hold times for P to $\overline{P_L}$. Set-up times and hold times are shown as positive values but may be specified as negative values.




Fig. 6 Timing diagram.

APPLICATION INFORMATION

Some examples of applications for the HEF40192B are:

- Up/down difference counting
- Multistage ripple counting
- Multistage synchronous counting.




Fig. 7 Example of cascaded HEF40192B ICs.