



## 4-BIT UP/DOWN DECADE COUNTER

The HEF40192B is a 4-bit synchronous up/down decade counter. The counter has a count-up clock input ( $CP_U$ ), a count-down clock input ( $CP_D$ ), an asynchronous parallel load input ( $PL$ ), four parallel data inputs ( $P_0$  to  $P_3$ ), an asynchronous master reset input (MR), four counter outputs ( $O_0$  to  $O_3$ ), an active LOW terminal count-up (carry) output ( $\overline{TC}_U$ ) and an active LOW terminal count-down (borrow) output ( $\overline{TC}_D$ ).

The counter outputs change state on the LOW to HIGH transition of either clock input. However, for correct counting, both clock inputs cannot be LOW simultaneously. The outputs  $\overline{TC}_U$  and  $\overline{TC}_D$  are normally HIGH. When the circuit has reached the maximum count state of '9', the next HIGH to LOW transition of  $CP_U$  will cause  $\overline{TC}_U$  to go LOW.  $\overline{TC}_U$  will stay LOW until  $CP_U$  goes HIGH again. Likewise, output  $\overline{TC}_D$  will go LOW when the circuit is in the zero state and  $CP_D$  goes LOW. When  $PL$  is LOW, the information on  $P_0$  to  $P_3$  is asynchronously loaded into the counter. A HIGH on MR resets the counter independent of all other input conditions. The counter stages are of a static toggle type flip-flop.




Fig. 1 Functional diagram.




Fig. 2 Pinning diagram.

HEF40192BP : 16-lead DIL; plastic (SOT-38Z).  
 HEF40192BD: 16-lead DIL; ceramic (cerdip) (SOT-74).  
 HEF40192BT: 16-lead mini-pack; plastic (SO-16; SOT-109A).  
 72695221

## PINNING

- $PL$  parallel load input (active LOW)
- $P_0$  to  $P_3$  parallel data inputs
- $CP_U$  count-up clock pulse input (LOW to HIGH, edge-triggered)
- $CP_D$  count-down clock pulse input (LOW to HIGH, edge-triggered)
- MR master reset input (asynchronous)
- $\overline{TC}_U$  buffered terminal count-up (carry) output (active LOW)
- $\overline{TC}_D$  buffered terminal count-down (borrow) output (active LOW)
- $O_0$  to  $O_3$  buffered counter outputs

## FAMILY DATA

IDD LIMITS category MSI

see Family Specifications



Products approved to CECC 90 104-099.

May 1983

813




Fig. 3 Logic diagram (continued on next page).




Fig. 3 Logic diagram (continued).

FUNCTION TABLE


MR	PL	CP <sub>U</sub>	CP <sub>D</sub>	mode
H	X	X	X	reset (asyn.)
L	L	X	X	parallel load
L	H	/	H	count-up
L	H	H	/	count-down

H = HIGH state (the more positive voltage)

L = LOW state (the less positive voltage)

X = state is immaterial

/ = positive-going transition



Logic equations for terminal count:

$$\overline{TC_U} = \overline{O_0 \cdot O_3 \cdot \overline{CP_U}}$$

$$\overline{TC_D} = \overline{O_0 \cdot \overline{O}_1 \cdot \overline{O}_2 \cdot \overline{O}_3 \cdot \overline{CP_D}}$$

Fig. 4 State diagram.

A.C. CHARACTERISTICS

V<sub>SS</sub> = 0 V; T<sub>amb</sub> = 25 °C; input transition times ≤ 20 ns

	V <sub>DD</sub> V	typical formula for P (μW)	where
Dynamic power dissipation per package (P)	5 10 15	550 f <sub>i</sub> + Σ(f <sub>o</sub> C <sub>L</sub> ) × V <sub>DD</sub> <sup>2</sup> 2400 f <sub>i</sub> + Σ(f <sub>o</sub> C <sub>L</sub> ) × V <sub>DD</sub> <sup>2</sup> 6500 f <sub>i</sub> + Σ(f <sub>o</sub> C <sub>L</sub> ) × V <sub>DD</sub> <sup>2</sup>	f <sub>i</sub> = input freq. (MHz) f <sub>o</sub> = output freq. (MHz) C <sub>L</sub> = load capacitance (pF) Σ(f <sub>o</sub> C <sub>L</sub> ) = sum of outputs V <sub>DD</sub> = supply voltage (V)

## A.C. CHARACTERISTICS


 $V_{SS} = 0 \text{ V}$ ;  $T_{amb} = 25^\circ\text{C}$ ;  $C_L = 50 \text{ pF}$ ; input transition times  $\leq 20 \text{ ns}$ 

	$V_{DD}$ V	symbol	min.	typ.	max.	typical extrapolation formula
Propagation delays						
$CP_U \rightarrow O_n$	5		210	415	ns	$183 \text{ ns} + (0,55 \text{ ns/pF}) C_L$
HIGH to LOW	10	tPHL	85	165	ns	$74 \text{ ns} + (0,23 \text{ ns/pF}) C_L$
	15		60	120	ns	$52 \text{ ns} + (0,16 \text{ ns/pF}) C_L$
	5		170	340	ns	$143 \text{ ns} + (0,55 \text{ ns/pF}) C_L$
LLOW to HIGH	10	tPLH	70	140	ns	$59 \text{ ns} + (0,23 \text{ ns/pF}) C_L$
	15		50	100	ns	$42 \text{ ns} + (0,16 \text{ ns/pF}) C_L$
$CP_D \rightarrow O_n$	5		210	420	ns	$183 \text{ ns} + (0,55 \text{ ns/pF}) C_L$
HIGH to LOW	10	tPHL	85	170	ns	$74 \text{ ns} + (0,23 \text{ ns/pF}) C_L$
	15		65	125	ns	$57 \text{ ns} + (0,16 \text{ ns/pF}) C_L$
	5		170	340	ns	$143 \text{ ns} + (0,55 \text{ ns/pF}) C_L$
LLOW to HIGH	10	tPLH	70	140	ns	$59 \text{ ns} + (0,23 \text{ ns/pF}) C_L$
	15		50	100	ns	$42 \text{ ns} + (0,16 \text{ ns/pF}) C_L$
$CP_U \rightarrow \overline{T}C_U$	5		125	250	ns	$98 \text{ ns} + (0,55 \text{ ns/pF}) C_L$
HIGH to LOW	10	tPHL	50	100	ns	$39 \text{ ns} + (0,23 \text{ ns/pF}) C_L$
	15		35	70	ns	$27 \text{ ns} + (0,16 \text{ ns/pF}) C_L$
	5		95	185	ns	$68 \text{ ns} + (0,55 \text{ ns/pF}) C_L$
LLOW to HIGH	10	tPLH	40	80	ns	$29 \text{ ns} + (0,23 \text{ ns/pF}) C_L$
	15		30	60	ns	$22 \text{ ns} + (0,16 \text{ ns/pF}) C_L$
$CP_D \rightarrow \overline{T}C_D$	5		140	280	ns	$113 \text{ ns} + (0,55 \text{ ns/pF}) C_L$
HIGH to LOW	10	tPHL	55	110	ns	$44 \text{ ns} + (0,23 \text{ ns/pF}) C_L$
	15		40	80	ns	$32 \text{ ns} + (0,16 \text{ ns/pF}) C_L$
	5		100	195	ns	$73 \text{ ns} + (0,55 \text{ ns/pF}) C_L$
LLOW to HIGH	10	tPLH	40	85	ns	$29 \text{ ns} + (0,23 \text{ ns/pF}) C_L$
	15		30	65	ns	$22 \text{ ns} + (0,16 \text{ ns/pF}) C_L$
$MR \rightarrow O_n$	5		195	390	ns	$168 \text{ ns} + (0,55 \text{ ns/pF}) C_L$
HIGH to LOW	10	tPHL	80	160	ns	$69 \text{ ns} + (0,23 \text{ ns/pF}) C_L$
	15		60	120	ns	$52 \text{ ns} + (0,16 \text{ ns/pF}) C_L$
$MR \rightarrow \overline{T}C_U$	5		145	285	ns	$118 \text{ ns} + (0,55 \text{ ns/pF}) C_L$
LOW to HIGH	10	tPLH	60	115	ns	$49 \text{ ns} + (0,23 \text{ ns/pF}) C_L$
	15		45	90	ns	$37 \text{ ns} + (0,16 \text{ ns/pF}) C_L$
$MR \rightarrow \overline{T}C_D$	5		365	730	ns	$338 \text{ ns} + (0,55 \text{ ns/pF}) C_L$
HIGH to LOW	10	tPHL	130	265	ns	$119 \text{ ns} + (0,23 \text{ ns/pF}) C_L$
	15		100	205	ns	$92 \text{ ns} + (0,16 \text{ ns/pF}) C_L$
$\overline{PL} \rightarrow O_n$	5		185	360	ns	$158 \text{ ns} + (0,55 \text{ ns/pF}) C_L$
HIGH to LOW	10	tPHL	75	150	ns	$64 \text{ ns} + (0,23 \text{ ns/pF}) C_L$
	15		55	110	ns	$47 \text{ ns} + (0,16 \text{ ns/pF}) C_L$
	5		145	290	ns	$118 \text{ ns} + (0,55 \text{ ns/pF}) C_L$
LLOW to HIGH	10	tPLH	60	120	ns	$49 \text{ ns} + (0,23 \text{ ns/pF}) C_L$
	15		45	90	ns	$37 \text{ ns} + (0,16 \text{ ns/pF}) C_L$

## A.C. CHARACTERISTICS

 $V_{SS} = 0 \text{ V}$ ;  $T_{amb} = 25^\circ\text{C}$ ;  $C_L = 50 \text{ pF}$ ; input transition times  $\leq 20 \text{ ns}$ 

	$V_{DD}$ V	symbol	min.	typ.	max.	typical extrapolation formula
Output transition times HIGH to LOW	5	$t_{THL}$		60	120	ns
	10			30	60	ns
	15			20	40	ns
	5	$t_{TLH}$		60	120	ns
	10			30	60	ns
	15			20	40	ns
Set-up time $P_n \rightarrow \overline{PL}$	5	$t_{SU}$	160	80	ns	see also waveforms Fig. 5
	10		60	30	ns	
	15		50	25	ns	
Hold time $P_n \rightarrow \overline{PL}$	5	$t_{hold}$	10	-70	ns	
	10		5	-25	ns	
	15		5	-20	ns	
Minimum CP <sub>U</sub> or CP <sub>D</sub> pulse width; LOW	5	$t_{WCPL}$	150	75	ns	see also waveforms Fig. 5
	10		50	25	ns	
	15		35	20	ns	
Minimum MR pulse width; HIGH	5	$t_{WMRH}$	180	90	ns	
	10		70	35	ns	
	15		60	30	ns	
Minimum $\overline{PL}$ pulse width; LOW	5	$t_{WPLL}$	120	60	ns	see also waveforms Fig. 5
	10		45	20	ns	
	15		30	15	ns	
Recovery time for MR	5	$t_{RMR}$	125	65	ns	
	10		70	35	ns	
	15		50	25	ns	
Recovery time for $\overline{PL}$	5	$t_{RPL}$	90	45	ns	see also waveforms Fig. 5
	10		35	15	ns	
	15		25	10	ns	
Maximum clock pulse frequency	5	$f_{max}$	2,5	5	MHz	
	10		7	14	MHz	
	15		9	18	MHz	



7Z69717.I

Fig. 5 Waveforms showing recovery times for  $\bar{PL}$  and MR, minimum pulse widths for  $CP_U$ ,  $CP_D$ ,  $\bar{PL}$  and MR, and set-up and hold times for P to  $\bar{PL}$ . Set-up times and hold times are shown as positive values but may be specified as negative values.




Fig. 6 Timing diagram.

#### APPLICATION INFORMATION

Some examples of applications for the HEF40192B are:

- Up/down difference counting
- Multistage ripple counting
- Multistage synchronous counting.




Fig. 7 Example of cascaded HEF40192B ICs.