



## 14-STAGE BINARY COUNTER

The HEF4020B is a 14-stage binary ripple counter with a clock input ( $\overline{CP}$ ), an overriding asynchronous master reset input (MR) and twelve fully buffered outputs ( $O_0$ ,  $O_3$  to  $O_{13}$ ). The counter advances on the HIGH to LOW transition of  $\overline{CP}$ . A HIGH on MR clears all counter stages and forces all outputs LOW, independent of the state of  $\overline{CP}$ . Each counter stage is a static toggle flip-flop. A feature of the HEF4020B is: high speed (typ. 35 MHz at  $V_{DD} = 15$  V).




Fig. 1 Functional diagram.




Fig. 2 Pinning diagram.

HEF4020BP : 16-lead DIL; plastic (SOT-38Z).

HEF4020BD: 16-lead DIL; ceramic (cerdip) (SOT-74).

HEF4020BT : 16-lead mini-pack; plastic (SO-16; SOT-109A).

### PINNING

**CP**                  clock input (HIGH to LOW edge triggered)

**MR**                  master reset input (active HIGH)

**$O_0$ ,  $O_3$  to  $O_{13}$**     parallel outputs

### FAMILY DATA

**IDD LIMITS category MSI**

} see Family Specifications



Products approved to CECC 90 104-018.

May 1983

233




Fig. 3 Logic diagram.

## A.C. CHARACTERISTICS

$V_{SS} = 0 \text{ V}$ ;  $T_{amb} = 25^\circ\text{C}$ ;  $C_L = 50 \text{ pF}$ ; input transition times  $\leq 20 \text{ ns}$ ; see also waveforms Fig. 4

	$V_{DD}$ V	symbol	min.	typ.	max.	typical extrapolation formula
Propagation delays						
$CP \rightarrow O_0$	5		105	210	ns	$78 \text{ ns} + (0,55 \text{ ns/pF}) C_L$
HIGH to LOW	10	t <sub>PHL</sub>	45	90	ns	$34 \text{ ns} + (0,23 \text{ ns/pF}) C_L$
	15		30	65	ns	$22 \text{ ns} + (0,16 \text{ ns/pF}) C_L$
$O_n \rightarrow O_{n+1}$	5		105	210	ns	$78 \text{ ns} + (0,55 \text{ ns/pF}) C_L$
HIGH to LOW	10	t <sub>PHL</sub>	50	95	ns	$39 \text{ ns} + (0,23 \text{ ns/pF}) C_L$
	15		35	70	ns	$27 \text{ ns} + (0,16 \text{ ns/pF}) C_L$
$O_n \rightarrow O_n + 1$	5		80	160	ns	$53 \text{ ns} + (0,55 \text{ ns/pF}) C_L$
HIGH to LOW	10	t <sub>PHL</sub>	30	60	ns	$19 \text{ ns} + (0,23 \text{ ns/pF}) C_L$
	15		20	40	ns	$12 \text{ ns} + (0,16 \text{ ns/pF}) C_L$
$LOW \rightarrow HIGH$	5		70	140	ns	$43 \text{ ns} + (0,55 \text{ ns/pF}) C_L$
	10	t <sub>PLH</sub>	25	50	ns	$14 \text{ ns} + (0,23 \text{ ns/pF}) C_L$
	15		20	40	ns	$12 \text{ ns} + (0,16 \text{ ns/pF}) C_L$
$MR \rightarrow O_n$	5		180	360	ns	$153 \text{ ns} + (0,55 \text{ ns/pF}) C_L$
HIGH to LOW	10	t <sub>PHL</sub>	90	180	ns	$79 \text{ ns} + (0,23 \text{ ns/pF}) C_L$
	15		70	140	ns	$62 \text{ ns} + (0,16 \text{ ns/pF}) C_L$
Output transition times	5		60	120	ns	$10 \text{ ns} + (1,0 \text{ ns/pF}) C_L$
HIGH to LOW	10	t <sub>THL</sub>	30	60	ns	$9 \text{ ns} + (0,42 \text{ ns/pF}) C_L$
	15		20	40	ns	$6 \text{ ns} + (0,28 \text{ ns/pF}) C_L$
$LOW \rightarrow HIGH$	5		60	120	ns	$10 \text{ ns} + (1,0 \text{ ns/pF}) C_L$
	10	t <sub>TLH</sub>	30	60	ns	$9 \text{ ns} + (0,42 \text{ ns/pF}) C_L$
	15		20	40	ns	$6 \text{ ns} + (0,28 \text{ ns/pF}) C_L$
Minimum clock pulse width; HIGH	5		50	25	ns	
	10	t <sub>WCPH</sub>	25	15	ns	
	15		20	10	ns	
Minimum MR pulse width; HIGH	5		130	65	ns	
	10	t <sub>WMRH</sub>	95	50	ns	
	15		90	45	ns	
Recovery time for MR	5		115	60	ns	
	10	t <sub>RMR</sub>	65	35	ns	
	15		55	25	ns	
Maximum clock pulse frequency	5		5	10	MHz	
	10	f <sub>max</sub>	13	25	MHz	
	15		18	35	MHz	

	$V_{DD}$ V	typical formula for P ( $\mu\text{W}$ )	where
Dynamic power dissipation per package (P)	5	$600 f_i + \sum(f_o C_L) \times V_{DD}^2$	$f_i = \text{input freq. (MHz)}$
	10	$2800 f_i + \sum(f_o C_L) \times V_{DD}^2$	$f_o = \text{output freq. (MHz)}$
	15	$8200 f_i + \sum(f_o C_L) \times V_{DD}^2$	$C_L = \text{load cap. (pF)}$




Fig. 4 Waveforms showing propagation delays for MR to  $O_n$  and  $\overline{CP}$  to  $O_0$ , minimum MR and  $\overline{CP}$  pulse widths.




Fig. 5 Timing diagram.