



4-STAGE DIVIDE-BY-8 JOHNSON COUNTER

The HEF4022B is a 4-stage divide-by-8 Johnson counter with eight spike-free decoded active HIGH outputs (O_0 to O_7), an active LOW output from the most significant flip-flop (\bar{O}_{4-7}), active HIGH and active LOW clock inputs (CP_0 , \bar{CP}_1) and an overriding asynchronous master reset input (MR).

The counter is advanced by either a LOW to HIGH transition at CP_0 while \bar{CP}_1 is LOW or a HIGH to LOW transition at \bar{CP}_1 while CP_0 is HIGH (see also function table). Either CP_0 or \bar{CP}_1 may be used as clock input to the counter and the other clock input may be used as a clock enable input. When cascading counters, the \bar{O}_{4-7} output, which is LOW while the counter is in states, 4, 5, 6 and 7, can be used to drive the CP_0 input of the next counter.

A HIGH on MR resets the counter to zero ($O_0 = \bar{O}_{4-7} = \text{HIGH}$; O_1 to $O_7 = \text{LOW}$) independent of the clock inputs (CP_0 , \bar{CP}_1).

Automatic code correction of the counter is provided by an internal circuit, following any illegal code the counter returns to a proper counting mode within 11 clock pulses.




Fig. 1 Functional diagram.

HEF4022BP : 16-lead DIL; plastic (SOT-38Z).

HEF4022BD: 16-lead DIL; ceramic (cerdip) (SOT-74).

HEF4022BT : 16-lead mini-pack; plastic (SO-16; SOT-109A).

Fig. 2 Pinning diagram.

PINNING

 CP_0 clock input (LOW to HIGH; edge-triggered) \bar{CP}_1 clock input (HIGH to LOW; edge-triggered)

MR master reset input

 O_0 to O_7 decoded outputs \bar{O}_{4-7} carry output (active LOW)

FAMILY DATA

IDD LIMITS category MSI

} see Family Specifications



Products approved to CECC 90 104-020.

May 1983

245




Fig. 3 Logic diagram.

7269804.2

FUNCTION TABLE

MR	CP0	CP1	operation
H	X	X	$O_0 = \bar{O}_{4-7} = H; O_1 \text{ to } O_7 = L$
L	H	\	Counter advances
L	/	L	Counter advances
L	L	X	No change
L	X	H	No change
L	H	/	No change
L	\	L	No change

H = HIGH state (the more positive voltage)
L = LOW state (the less positive voltage)
X = state is immaterial
/ = positive-going transition
\ = negative-going transition

A.C. CHARACTERISTICS

$V_{SS} = 0 \text{ V}$; $T_{amb} = 25^\circ\text{C}$; $C_L = 50 \text{ pF}$; input transition times $\leq 20 \text{ ns}$

	V_{DD} V	symbol	min.	typ.	max.	typical extrapolation formula
Propagation delays	CP0, CP1 $\rightarrow O_n$ HIGH to LOW	tPHL	5	195	390	168 ns + (0,55 ns/pF) C_L
				75	145	64 ns + (0,23 ns/pF) C_L
				50	100	42 ns + (0,16 ns/pF) C_L
	LOW to HIGH	tPLH	5	245	485	218 ns + (0,55 ns/pF) C_L
				95	195	84 ns + (0,23 ns/pF) C_L
				60	125	52 ns + (0,16 ns/pF) C_L
	CP0, CP1 $\rightarrow \bar{O}_{4-7}$ HIGH to LOW	tPHL	5	245	485	218 ns + (0,55 ns/pF) C_L
				90	185	79 ns + (0,23 ns/pF) C_L
				60	120	52 ns + (0,16 ns/pF) C_L
	LOW to HIGH	tPLH	5	190	380	163 ns + (0,55 ns/pF) C_L
				75	145	64 ns + (0,23 ns/pF) C_L
				50	105	42 ns + (0,16 ns/pF) C_L
MR $\rightarrow O_1 \text{ to } O_7$	HIGH to LOW	tPHL	5	130	260	103 ns + (0,55 ns/pF) C_L
				55	105	44 ns + (0,23 ns/pF) C_L
				40	75	32 ns + (0,16 ns/pF) C_L
	LOW to HIGH	tPLH	5	130	260	103 ns + (0,55 ns/pF) C_L
				55	105	44 ns + (0,23 ns/pF) C_L
				40	75	32 ns + (0,16 ns/pF) C_L
	MR $\rightarrow O_0$ LOW to HIGH	tPLH	5	130	260	103 ns + (0,55 ns/pF) C_L
				55	105	44 ns + (0,23 ns/pF) C_L
				40	75	32 ns + (0,16 ns/pF) C_L
	MR $\rightarrow \bar{O}_{4-7}$ LOW to HIGH	tPLH	5	110	220	83 ns + (0,55 ns/pF) C_L
				45	90	34 ns + (0,23 ns/pF) C_L
				35	70	27 ns + (0,16 ns/pF) C_L
Output transition times	HIGH to LOW	tTHL	5	60	120	10 ns + (1,0 ns/pF) C_L
				30	60	9 ns + (0,42 ns/pF) C_L
				20	40	6 ns + (0,28 ns/pF) C_L
	LOW to HIGH	tTLH	5	60	120	10 ns + (1,0 ns/pF) C_L
				30	60	9 ns + (0,42 ns/pF) C_L
				20	40	6 ns + (0,28 ns/pF) C_L

A.C. CHARACTERISTICS

 $V_{SS} = 0 \text{ V}$; $T_{amb} = 25^\circ\text{C}$; $C_L = 50 \text{ pF}$; input transition times $\leq 20 \text{ ns}$

	V_{DD} V	symbol	min.	typ.	max.	
Hold times $CP_0 \rightarrow \overline{CP}_1$	5 10 15	t_{hold}	140 50 30	70 25 15	ns ns ns	
$\overline{CP}_1 \rightarrow CP_0$	5 10 15	t_{hold}	170 60 40	85 30 20	ns ns ns	
Minimum clock pulse width	5 10 15	t_{WCP}	75 30 20	35 15 10	ns ns ns	
Minimum MR pulse width; HIGH	5 10 15	t_{WMRH}	70 30 20	35 15 10	ns ns ns	
Recovery time for MR	5 10 15	t_{RMR}	30 15 10	10 5 5	ns ns ns	
Maximum clock pulse frequency	5 10 15	f_{max}	3 8 12	6 16 24	MHz MHz MHz	

see also waveforms
Figs 4 and 5

	V_{DD} V	typical formula for P (μW)	where
Dynamic power dissipation per package (P)	5 10 15	$475 f_i + \sum(f_o C_L) \times V_{DD}^2$ $2400 f_i + \sum(f_o C_L) \times V_{DD}^2$ $6700 f_i + \sum(f_o C_L) \times V_{DD}^2$	$f_i = \text{input freq. (MHz)}$ $f_o = \text{output freq. (MHz)}$ $C_L = \text{load capacitance (pF)}$ $\sum(f_o C_L) = \text{sum of outputs}$ $V_{DD} = \text{supply voltage (V)}$




Fig. 4 Waveforms showing hold times for CP₀ to CP₁ and CP₁ to CP₀.
Hold times are shown as positive values, but may be specified as negative values.




Fig. 5 Waveforms showing recovery time for MR; minimum CP₀ and MR pulse widths.
Conditions: CP₁ = LOW while CP₀ is triggered on a LOW to HIGH transition.
t_{WCPL} and t_{RMR} also apply when CP₀ = HIGH and CP₁ is triggered on a HIGH to LOW transition.




Fig. 6 Timing diagram.

7Z69803.2

APPLICATION INFORMATION

Some of the features of the HEF4022B are:

- High speed
- Spike-free decoded outputs
- Carry output for cascading

Figure 7 shows a technique for extending the number of decoded output states for the HEF4022B. Decoded outputs are sequential within each stage and from stage to stage, with no dead time (except propagation delay).




Fig. 7 Counter expansion.