

OCTAL BUFFERS WITH 3-STATE OUTPUTS

The HEF40244B is an octal non-inverting buffer with 3-state outputs. It features output stages with high current output capability suitable for driving highly capacitive loads.

The 3-state outputs are controlled by the output enable inputs $\overline{EO}_A$ and $\overline{EO}_B$. A HIGH on $\overline{EO}$ causes the outputs to assume a high impedance OFF-state. The device also features hysteresis on all inputs to improve noise immunity.

Schmitt-trigger action in the inputs makes the circuit highly tolerant to slower input rise and fall times.

The HEF40244B is pin and functionally compatible with the TTL '244' device.




Fig. 1 Functional diagram.

FAMILY DATA

I_{DD} LIMITS category buffers

see Family
Specifications




Fig. 2 Pinning diagram.

HEF40244BP : 20-lead DIL; plastic (SOT146).

HEF40244BD : 20-lead DIL; ceramic (cerdip) (SOT152C).

HEF40244BT : 20 lead mini-pack; plastic (SO-20; SOT163A).

PINNING

IA_1 to IA_4	} inputs
IB_1 to IB_4	
OA_1 to OA_4	} bus outputs
OB_1 to OB_4	
$\overline{EO}_A, \overline{EO}_B$	output enable inputs (active LOW)




Fig. 3 Logic diagram (one buffer).

TRUTH TABLE

inputs		output
I_n	$\overline{EO}$	O_n
H	L	H
L	L	L
X	H	Z

H = HIGH state (the more positive voltage)

L = LOW state (the less positive voltage)

X = state is immaterial

Z = high impedance off state

RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134).

See Family Specifications, except for:

D.C. current into any input

 $\pm I_I$ max. 10 mA

D.C. source or sink current into any output

 $\pm I_O$ max. 25 mA

D.C. current into the supply terminals

 $\pm I$ max. 100 mA

D.C. CHARACTERISTICS

 $V_{SS} = 0$ V

	V_{DD} V	V_{OH} V	V_{OL} V	symbol	T_{amb} (°C)					
					-40		+25		+85	
					min.	typ.	min.	typ.	min.	typ.
Output current HIGH	5	4,6		$-I_{OH}$	0,75		0,6	1,2	0,45	mA
	10	9,5			1,85		1,5	3,0	1,1	mA
	15	13,5			14,5		15	50	15,5	mA
Output current HIGH	5	3,6		$-I_{OH}$	9,3		10	24	10,7	mA
	10	8,4			14,4		15	46	15,0	mA
	15	13,2			19,5		20	62	19,8	mA
Output current LOW	5		0,4	I_{OL}	2,9		2,3	5,4	1,75	mA
	10		0,5		9,5		7,6	17	5,50	mA
	15		1,5		30,0		25	45	19,0	mA
Hysteresis voltage (any input)	5			V_H				220		mV
	10							250		mV
	15							320		mV




Fig. 4 Typical output source current characteristic.

- (1) P-channel MOS transistor conducting.
- (2) P-channel MOS transistor and bipolar n-p-n transistor conducting.




Fig. 5 Schematic diagram of output stage.

A.C. CHARACTERISTICS

$V_{SS} = 0\text{ V}$; $T_{amb} = 25\text{ }^{\circ}\text{C}$; input transition times $\leq 20\text{ ns}$

all buffers switching	V_{DD} V	typical formula for P (μW)	where f_i = input freq. (MHz) f_o = output freq. (MHz) C_L = load capacitance (pF) $\Sigma(f_o C_L)$ = sum of outputs V_{DD} = supply voltage (V)
Dynamic power dissipation per package (P)	5	$4\,250 f_i + \Sigma(f_o C_L) \times V_{DD}^2$	
	10	$17\,000 f_i + \Sigma(f_o C_L) \times V_{DD}^2$	
	15	$46\,000 f_i + \Sigma(f_o C_L) \times V_{DD}^2$	

A.C. CHARACTERISTICS

 $V_{SS} = 0\text{ V}$; $T_{amb} = 25\text{ }^{\circ}\text{C}$; $C_L = 50\text{ pF}$; input transition times $\leq 20\text{ ns}$

	V _{DD} V	symbol	min.	typ.	max.	typical extrapolation formula	
Propagation delays							
A _n → B _n	5			95	190	ns	83 ns + (0,24 ns/pF) C _L
HIGH to LOW	10	tPHL		40	80	ns	
	15			30	60	ns	
A _n → B _n	5			85	170	ns	82 ns + (0,06 ns/pF) C _L
LOW to HIGH	10	tPLH		40	80	ns	
	15			30	60	ns	
Output transition times	5			40	80	ns	} see Fig. 6
HIGH to LOW	10	tTHL		20	40	ns	
	15			15	30	ns	
LOW to HIGH	5	tTLH		30	60	ns	
	10			20	40	ns	
	15			15	30	ns	
3-state propagation delays							
Output disable times							
EO → A _n , B _n	5			70	140	ns	
HIGH	10	tPHZ		35	70	ns	
	15			30	60	ns	
LOW	5	tPLZ		75	150	ns	
	10			40	80	ns	
	15			30	60	ns	
Output enable times							
EO → A _n , B _n	5			80	160	ns	
HIGH	10	tPZH		35	70	ns	
	15			30	60	ns	
LOW	5	tPZL		90	180	ns	
	10			40	80	ns	
	15			30	60	ns	




Fig. 6 Output transition times as a function of the load capacitance.

— t_{TLH} ; - - - t_{THL} .