

7-STAGE BINARY COUNTER



The HEF4024B is a 7-stage binary ripple counter with a clock input ($\overline{CP}$), and overriding asynchronous master reset input (MR) and seven fully buffered parallel outputs (O_0 to O_6). The counter advances on the HIGH to LOW transition of $\overline{CP}$. A HIGH on MR clears all counter stages and forces all outputs LOW, independent of $\overline{CP}$. Each counter stage is a static toggle flip-flop.




Fig. 1 Functional diagram.



Fig. 2 Pinning diagram.

HEF4024BP : 14-lead DIL; plastic (SOT-27).
 HEF4024BD : 14-lead DIL; ceramic (cerdip) (SOT-73).
 HEF4024BT : 14-lead mini-pack; plastic (SO-14; SOT-108A).

PINNING

$\overline{CP}$ clock input (HIGH to LOW triggered)
 MR master reset input
 O_0 to O_6 buffered parallel outputs

APPLICATION INFORMATION

Some examples of applications for the HEF4024B are:

- Frequency dividers
- Time delay circuits

FAMILY DATA

I_{DD} LIMITS category MSI

} see Family Specifications




Fig. 3 Logic diagram.

A.C. CHARACTERISTICS

$V_{SS} = 0\text{ V}$; $T_{amb} = 25\text{ }^{\circ}\text{C}$; $C_L = 50\text{ pF}$; input transition times $\leq 20\text{ ns}$; see also waveforms Fig. 4

	V _{DD} V	symbol	min.	typ.	max.	typical extrapolation formula	
Propagation delays							
$\overline{CP} \longrightarrow O_0$	5	t _{PHL}		100	200	ns	73 ns + (0,55 ns/pF) C _L
HIGH to LOW	10			40	75	ns	29 ns + (0,23 ns/pF) C _L
	15			25	50	ns	17 ns + (0,16 ns/pF) C _L
LOW to HIGH	5	t _{PLH}		105	210	ns	78 ns + (0,55 ns/pF) C _L
	10			45	85	ns	34 ns + (0,23 ns/pF) C _L
	15			30	60	ns	22 ns + (0,16 ns/pF) C _L
$O_n \longrightarrow O_{n+1}$	5	t _{PHL}		60	120	ns	33 ns + (0,55 ns/pF) C _L
HIGH to LOW	10			25	50	ns	14 ns + (0,23 ns/pF) C _L
	15			20	40	ns	12 ns + (0,16 ns/pF) C _L
LOW to HIGH	5	t _{PLH}		50	100	ns	23 ns + (0,55 ns/pF) C _L
	10			20	40	ns	9 ns + (0,23 ns/pF) C _L
	15			15	30	ns	7 ns + (0,16 ns/pF) C _L
MR $\longrightarrow$ O _n	5	t _{PHL}		120	240	ns	93 ns + (0,55 ns/pF) C _L
HIGH to LOW	10			45	90	ns	34 ns + (0,23 ns/pF) C _L
	15			30	60	ns	22 ns + (0,16 ns/pF) C _L
Output transition times	5	t _{THL}		60	120	ns	10 ns + (1,0 ns/pF) C _L
HIGH to LOW	10			30	60	ns	9 ns + (0,42 ns/pF) C _L
	15			20	40	ns	6 ns + (0,28 ns/pF) C _L
LOW to HIGH	5	t _{TLH}		60	120	ns	10 ns + (1,0 ns/pF) C _L
	10			30	60	ns	9 ns + (0,42 ns/pF) C _L
	15			20	40	ns	6 ns + (0,28 ns/pF) C _L
Minimum clock pulse width; HIGH	5	t _{WCPH}	60	30		ns	
	10		30	15		ns	
	15		20	10		ns	
Minimum MR pulse width; HIGH	5	t _{WMRH}	80	40		ns	
	10		35	20		ns	
	15		25	15		ns	
Recovery time for MR	5	t _{RMR}	20	10		ns	
	10		15	5		ns	
	15		15	5		ns	
Maximum clock pulse frequency	5	f _{max}	5	10		MHz	
	10		13	25		MHz	
	15		18	35		MHz	

	V_{DD} V	typical formula for P (μW)	where f_i = input freq. (MHz) f_o = output freq. (MHz) C_L = load cap. (pF) $\Sigma(f_o C_L)$ = sum of outputs V_{DD} = supply voltage (V)
Dynamic power dissipation per package (P)	5	$500 f_i + \Sigma(f_o C_L) \times V_{DD}^2$	
	10	$2100 f_i + \Sigma(f_o C_L) \times V_{DD}^2$	
	15	$5200 f_i + \Sigma(f_o C_L) \times V_{DD}^2$	




Fig. 4 Waveforms showing propagation delays for MR to O_n and $\overline{CP}$ to O_0 , minimum MR and $\overline{CP}$ pulse widths and recovery time for MR.