



## 7-STAGE BINARY COUNTER

The HEF4024B is a 7-stage binary ripple counter with a clock input ( $\overline{CP}$ ), and overriding asynchronous master reset input (MR) and seven fully buffered parallel outputs ( $O_0$  to  $O_6$ ). The counter advances on the HIGH to LOW transition of  $\overline{CP}$ . A HIGH on MR clears all counter stages and forces all outputs LOW, independent of  $\overline{CP}$ . Each counter stage is a static toggle flip-flop.




Fig. 1 Functional diagram.




Fig. 2 Pinning diagram.

HEF4024BP : 14-lead DIL; plastic (SOT-27).  
 HEF4024BD: 14-lead DIL; ceramic (cerdip) (SOT-73).  
 HEF4024BT: 14-lead mini-pack; plastic  
 (SO-14; SOT-108A).

### PINNING

$\overline{CP}$       clock input (HIGH to LOW triggered)

MR      master reset input

$O_0$  to  $O_6$       buffered parallel outputs

### APPLICATION INFORMATION

Some examples of applications for the HEF4024B are:

- Frequency dividers
- Time delay circuits

### FAMILY DATA

IDD LIMITS category MSI

} see Family Specifications



Products approved to CECC 90 104-022.

May 1983

255




Fig. 3 Logic diagram.

## A.C. CHARACTERISTICS

 $V_{SS} = 0 \text{ V}$ ;  $T_{amb} = 25^\circ\text{C}$ ;  $C_L = 50 \text{ pF}$ ; input transition times  $\leq 20 \text{ ns}$ ; see also waveforms Fig. 4

	$V_{DD}$ V	symbol	min.	typ.	max.	typical extrapolation formula
Propagation delays $\overline{CP} \rightarrow O_0$ HIGH to LOW	5 10 15		100 40 25	200 75 50	ns ns ns	$73 \text{ ns} + (0,55 \text{ ns/pF}) C_L$ $29 \text{ ns} + (0,23 \text{ ns/pF}) C_L$ $17 \text{ ns} + (0,16 \text{ ns/pF}) C_L$
	5 10 15	$t_{PHL}$		105 45 30	210 85 60	ns ns ns
LOW to HIGH	5 10 15					$78 \text{ ns} + (0,55 \text{ ns/pF}) C_L$ $34 \text{ ns} + (0,23 \text{ ns/pF}) C_L$ $22 \text{ ns} + (0,16 \text{ ns/pF}) C_L$
$O_n \rightarrow O_{n+1}$ HIGH to LOW	5 10 15	$t_{PHL}$		60 25 20	120 50 40	ns ns ns
	5 10 15					$33 \text{ ns} + (0,55 \text{ ns/pF}) C_L$ $14 \text{ ns} + (0,23 \text{ ns/pF}) C_L$ $12 \text{ ns} + (0,16 \text{ ns/pF}) C_L$
LOW to HIGH	5 10 15	$t_{PLH}$		50 20 15	100 40 30	ns ns ns
	5 10 15					$23 \text{ ns} + (0,55 \text{ ns/pF}) C_L$ $9 \text{ ns} + (0,23 \text{ ns/pF}) C_L$ $7 \text{ ns} + (0,16 \text{ ns/pF}) C_L$
$MR \rightarrow O_n$ HIGH to LOW	5 10 15	$t_{PHL}$		120 45 30	240 90 60	ns ns ns
	5 10 15					$93 \text{ ns} + (0,55 \text{ ns/pF}) C_L$ $34 \text{ ns} + (0,23 \text{ ns/pF}) C_L$ $22 \text{ ns} + (0,16 \text{ ns/pF}) C_L$
Output transition times	5 10 15			60 30 20	120 60 40	ns ns ns
HIGH to LOW	5 10 15	$t_{THL}$				$10 \text{ ns} + (1,0 \text{ ns/pF}) C_L$ $9 \text{ ns} + (0,42 \text{ ns/pF}) C_L$ $6 \text{ ns} + (0,28 \text{ ns/pF}) C_L$
	5 10 15					
LOW to HIGH	5 10 15	$t_{TLH}$		60 30 20	120 60 40	ns ns ns
	5 10 15					$10 \text{ ns} + (1,0 \text{ ns/pF}) C_L$ $9 \text{ ns} + (0,42 \text{ ns/pF}) C_L$ $6 \text{ ns} + (0,28 \text{ ns/pF}) C_L$
Minimum clock pulse width; HIGH	5 10 15	$t_{WCPH}$	60 30 20	30 15 10	ns ns ns	
Minimum MR pulse width; HIGH	5 10 15	$t_{WMRH}$	80 35 25	40 20 15	ns ns ns	
Recovery time for MR	5 10 15	$t_{RMR}$	20 15 15	10 5 5	ns ns ns	
Maximum clock pulse frequency	5 10 15	$f_{max}$		5 13 18	10 25 35	MHz MHz MHz

	$V_{DD}$ V	typical formula for $P$ ( $\mu\text{W}$ )	where
Dynamic power dissipation per package ( $P$ )	5 10 15	$500 f_i + \sum(f_o C_L) \times V_{DD}^2$ $2100 f_i + \sum(f_o C_L) \times V_{DD}^2$ $5200 f_i + \sum(f_o C_L) \times V_{DD}^2$	$f_i = \text{input freq. (MHz)}$ $f_o = \text{output freq. (MHz)}$ $C_L = \text{load cap. (pF)}$ $\sum(f_o C_L) = \text{sum of outputs}$ $V_{DD} = \text{supply voltage (V)}$




Fig. 4 Waveforms showing propagation delays for MR to O<sub>n</sub> and CP to O<sub>0</sub>, minimum MR and CP pulse widths and recovery time for MR.