

1-OF-10 DECODER



The HEF4028B is a 4-bit BCD to 1-of-10 active HIGH decoder. A 1-2-4-8 BCD code applied to inputs A_0 to A_3 causes the selected output to be HIGH, the other nine will be LOW. If desired, the device may be used as a 1-of-8 decoder with enable; 3-bit octal inputs are applied to inputs A_0 , A_1 and A_2 selecting an output O_0 to O_7 . Input A_3 then becomes an active LOW enable, forcing the selected output LOW when A_3 is HIGH. The HEF4028B may also be used as an 8-output (O_0 to O_7) demultiplexer with A_0 to A_2 as address inputs and A_3 as an active LOW data input. The outputs are fully buffered for best performance.




Fig.1 Functional diagram.

7Z73681.1




Fig.2 Pinning diagram

HEF4028BP : 16-lead DIL; plastic (SOT-38Z).

HEF4028BD: 16-lead DIL; ceramic (cerdip) (SOT-74).

HEF4028BT : 16-lead mini-pack; plastic (SO-16; SOT-109A).

PINNING

A_0 to A_3 address inputs, 1-2-4-8 BCD

O_0 to O_9 outputs (active HIGH)

FAMILY DATA

I_{DD} LIMITS category MSI

see Family Specifications




Fig. 3 Logic diagram.

TRUTH TABLE

inputs				outputs									
A ₃	A ₂	A ₁	A ₀	O ₀	O ₁	O ₂	O ₃	O ₄	O ₅	O ₆	O ₇	O ₈	O ₉
L	L	L	L	H	L	L	L	L	L	L	L	L	L
L	L	L	H	L	H	L	L	L	L	L	L	L	L
L	L	H	L	L	L	H	L	L	L	L	L	L	L
L	L	H	H	L	L	L	H	L	L	L	L	L	L
L	H	L	L	L	L	L	L	H	L	L	L	L	L
L	H	L	H	L	L	L	L	L	H	L	L	L	L
L	H	H	L	L	L	L	L	L	L	H	L	L	L
L	H	H	H	L	L	L	L	L	L	L	H	L	L
H	L	L	L	L	L	L	L	L	L	L	L	H	L
H	L	L	H	L	L	L	L	L	L	L	L	L	H
H	L	H	L	L	L	L	L	L	L	L	L	L	L
H	L	H	H	L	L	L	L	L	L	L	L	L	L
H	H	L	L	L	L	L	L	L	L	L	L	L	L
H	H	L	H	L	L	L	L	L	L	L	L	L	L
H	H	H	L	L	L	L	L	L	L	L	L	L	L
H	H	H	H	L	L	L	L	L	L	L	L	L	L

H = HIGH state (the more positive voltage)

L = LOW state (the less positive voltage)

* Extraordinary states.

A.C. CHARACTERISTICS

 $V_{SS} = 0 \text{ V}$; $T_{amb} = 25^\circ\text{C}$; $C_L = 50 \text{ pF}$; input transition times $\leq 20 \text{ ns}$

	V _{DD} V	symbol	typ.	max.		typical extrapolation formula
Propagation delays						
A _n → O _n	5	t _{PHL}	100	200	ns	73 ns + (0,55 ns/pF) C _L
HIGH to LOW	10		40	80	ns	29 ns + (0,23 ns/pF) C _L
	15		30	60	ns	22 ns + (0,16 ns/pF) C _L
	5	t _{PLH}	90	180	ns	63 ns + (0,55 ns/pF) C _L
LOW to HIGH	10		40	80	ns	29 ns + (0,23 ns/pF) C _L
	15		30	60	ns	22 ns + (0,16 ns/pF) C _L
Output transition times	5	t _{THL}	60	120	ns	10 ns + (1,0 ns/pF) C _L
HIGH to LOW	10		30	60	ns	9 ns + (0,42 ns/pF) C _L
	15		20	40	ns	6 ns + (0,28 ns/pF) C _L
	5	t _{TLH}	60	120	ns	10 ns + (1,0 ns/pF) C _L
LOW to HIGH	10		30	60	ns	9 ns + (0,42 ns/pF) C _L
	15		20	40	ns	6 ns + (0,28 ns/pF) C _L

	V_{DD} V	typical formula for P (μW)	where f_i = input freq. (MHz) f_o = output freq. (MHz) C_L = load capacitance (pF) $\Sigma(f_o C_L)$ = sum of outputs V_{DD} = supply voltage (V)
Dynamic power dissipation per package (P)	5	$350 f_i + \Sigma(f_o C_L) \times V_{DD}^2$	
	10	$2200 f_i + \Sigma(f_o C_L) \times V_{DD}^2$	
	15	$7350 f_i + \Sigma(f_o C_L) \times V_{DD}^2$	