



## 12-STAGE BINARY COUNTER

The HEF4040B is a 12-stage binary ripple counter with a clock input ( $\bar{CP}$ ), an overriding asynchronous master reset input (MR) and twelve fully buffered outputs ( $O_0$  to  $O_{11}$ ). The counter advances on the HIGH to LOW transition of  $\bar{CP}$ . A HIGH on MR clears all counter stages and forces all outputs LOW, independent of  $\bar{CP}$ . Each counter stage is a static toggle flip-flop. Schmitt-trigger action in the clock input makes the circuit highly tolerant to slower clock rise and fall times.





Fig. 1 Functional diagram.



HEF4040BP : 16-lead DIL; plastic (SOT-38Z);  
 HEF4040BD: 16-lead DIL; ceramic (cerdip) (SOT-74).  
 HEF4040BT: 16-lead mini-pack; plastic  
 (SO-16; SOT-109A).

Fig. 2 Pinning diagram.

### PINNING

- $\bar{CP}$       clock input (HIGH to LOW edge-triggered)
- MR      master reset input (active HIGH)
- $O_0$  to  $O_{11}$       parallel outputs

### APPLICATION INFORMATION

Some examples of applications for the HEF4040B are:

- Frequency dividing circuits
- Time delay circuits
- Control counters

### FAMILY DATA

IDD LIMITS category MSI

} see Family Specifications



Products approved to CECC 90 104-030.

May 1983

299




Fig. 3 Logic diagram.

#### A.C. CHARACTERISTICS

$V_{SS} = 0 \text{ V}$ ;  $T_{amb} = 25^\circ\text{C}$ ;  $C_L = 50 \text{ pF}$ ; input transition times  $\leq 20 \text{ ns}$

	$V_{DD}$	symbol	min.	typ.	max.	typical extrapolation formula
Propagation delays $\bar{CP} \rightarrow O_0$ HIGH to LOW	5 10 15	$t_{PHL}$		105 45 35	210 90 70	ns ns ns
LOW to HIGH	5 10 15	$t_{PLH}$		85 40 30	170 80 60	ns ns ns
$O_n \rightarrow O_{n+1}$ HIGH to LOW	5 10 15	$t_{PHL}$		35 15 10	70 30 20	ns ns ns
LOW to HIGH	5 10 15	$t_{PLH}$		35 15 10	70 30 20	ns ns ns
$MR \rightarrow O_n$ HIGH to LOW	5 10 15	$t_{PHL}$		90 40 30	180 80 60	ns ns ns
Output transition times HIGH to LOW	5 10 15	$t_{THL}$		60 30 20	120 60 40	ns ns ns
LOW to HIGH	5 10 15	$t_{TLH}$		60 30 20	120 60 40	ns ns ns

#### Note


For other loads than  $50 \text{ pF}$  at the  $n^{\text{th}}$  output, use the slope given.

## A.C. CHARACTERISTICS

 $V_{SS} = 0 \text{ V}$ ;  $T_{amb} = 25^\circ\text{C}$ ;  $C_L = 50 \text{ pF}$ ; input transition times  $\leq 20 \text{ ns}$ 

	$V_{DD} \text{ V}$	symbol	min.	typ.	max.	
Minimum clock pulse width; HIGH	5	$t_{WCPH}$	50	25	ns	
	10		30	15	ns	
	15		20	10	ns	
Minimum MR pulse width; HIGH	5	$t_{WMRH}$	40	20	ns	
	10		30	15	ns	
	15		20	10	ns	
Recovery time for MR	5	$t_{RMR}$	40	20	ns	see also waveforms Fig. 4
	10		30	15	ns	
	15		20	10	ns	
Maximum clock pulse frequency	5	$f_{max}$	10	20	MHz	
	10		15	30	MHz	
	15		25	50	MHz	

	$V_{DD} \text{ V}$	typical formula for $P (\mu\text{W})$	where
Dynamic power dissipation per package (P)	5	$400 f_i + \Sigma(f_o C_L) \times V_{DD}^2$	$f_i = \text{input freq. (MHz)}$
	10	$2000 f_i + \Sigma(f_o C_L) \times V_{DD}^2$	$f_o = \text{output freq. (MHz)}$
	15	$5200 f_i + \Sigma(f_o C_L) \times V_{DD}^2$	$C_L = \text{load cap. (pF)}$ $\Sigma(f_o C_L) = \text{sum of outputs}$ $V_{DD} = \text{supply voltage (V)}$

Fig. 4 Waveforms showing propagation delays for MR to  $O_n$  and  $\overline{CP}$  to  $O_0$ , minimum MR and  $\overline{CP}$  pulse widths.