

12-STAGE BINARY COUNTER



The HEF4040B is a 12-stage binary ripple counter with a clock input ($\overline{CP}$), an overriding asynchronous master reset input (MR) and twelve fully buffered outputs (O_0 to O_{11}). The counter advances on the HIGH to LOW transition of $\overline{CP}$. A HIGH on MR clears all counter stages and forces all outputs LOW, independent of $\overline{CP}$. Each counter stage is a static toggle flip-flop. Schmitt-trigger action in the clock input makes the circuit highly tolerant to slower clock rise and fall times.




Fig. 1 Functional diagram.




Fig. 2 Pinning diagram.

HEF4040BP : 16-lead DIL; plastic (SOT-38Z);
 HEF4040BD : 16-lead DIL; ceramic (cerdip) (SOT-74).
 HEF4040BT : 16-lead mini-pack; plastic
 (SO-16; SOT-109A).

PINNING

$\overline{CP}$ clock input (HIGH to LOW edge-triggered)
 MR master reset input (active HIGH)
 O_0 to O_{11} parallel outputs

APPLICATION INFORMATION

Some examples of applications for the HEF4040B are:

- Frequency dividing circuits
- Time delay circuits
- Control counters

FAMILY DATA

I_{DD} LIMITS category MSI

see Family Specifications






Fig. 3 Logic diagram.

A.C. CHARACTERISTICS

$V_{SS} = 0\text{ V}$; $T_{amb} = 25\text{ }^{\circ}\text{C}$; $C_L = 50\text{ pF}$; input transition times $\leq 20\text{ ns}$

	V _{DD} V	symbol	min.	typ.	max.	typical extrapolation formula		
Propagation delays $\overline{CP} \rightarrow O_0$ HIGH to LOW	5	t _{PHL}		105	210	ns	78 ns + (0,55 ns/pF) C _L	
	10			45	90	ns	34 ns + (0,23 ns/pF) C _L	
	15			35	70	ns	27 ns + (0,16 ns/pF) C _L	
	5	t _{PLH}		85	170	ns	58 ns + (0,55 ns/pF) C _L	
	10			40	80	ns	29 ns + (0,23 ns/pF) C _L	
	15			30	60	ns	22 ns + (0,16 ns/pF) C _L	
	O _n → O _{n+1} HIGH to LOW	5	t _{PHL}		35	70	ns	note (0,55 ns/pF) C _L
		10			15	30	ns	note (0,23 ns/pF) C _L
		15			10	20	ns	note (0,16 ns/pF) C _L
5		t _{PLH}		35	70	ns	note (0,55 ns/pF) C _L	
10				15	30	ns	note (0,23 ns/pF) C _L	
15				10	20	ns	note (0,16 ns/pF) C _L	
MR → O _n HIGH to LOW		5	t _{PHL}		90	180	ns	63 ns + (0,55 ns/pF) C _L
		10			40	80	ns	29 ns + (0,23 ns/pF) C _L
		15			30	60	ns	22 ns + (0,16 ns/pF) C _L
	Output transition times HIGH to LOW	5	t _{THL}		60	120	ns	10 ns + (1,0 ns/pF) C _L
		10			30	60	ns	9 ns + (0,42 ns/pF) C _L
		15			20	40	ns	6 ns + (0,28 ns/pF) C _L
		5	t _{TLH}		60	120	ns	10 ns + (1,0 ns/pF) C _L
		10			30	60	ns	9 ns + (0,42 ns/pF) C _L
		15			20	40	ns	6 ns + (0,28 ns/pF) C _L

Note


For other loads than 50 pF at the n^{th} output, use the slope given.

A.C. CHARACTERISTICS

$V_{SS} = 0\text{ V}$; $T_{amb} = 25\text{ }^{\circ}\text{C}$; $C_L = 50\text{ pF}$; input transition times $\leq 20\text{ ns}$

	V_{DD} V	symbol	min.	typ.	max.	
Minimum clock pulse width; HIGH	5	t_{WCPH}	50	25	ns	see also waveforms Fig. 4
	10		30	15	ns	
	15		20	10	ns	
Minimum MR pulse width; HIGH	5	t_{WMRH}	40	20	ns	
	10		30	15	ns	
	15		20	10	ns	
Recovery time for MR	5	t_{RMR}	40	20	ns	
	10		30	15	ns	
	15		20	10	ns	
Maximum clock pulse frequency	5	f_{max}	10	20	MHz	
	10		15	30	MHz	
	15		25	50	MHz	

	V_{DD} V	typical formula for P (μW)	where f_i = input freq. (MHz) f_o = output freq. (MHz) C_L = load cap. (pF) $\Sigma(f_o C_L)$ = sum of outputs V_{DD} = supply voltage (V)
Dynamic power dissipation per package (P)	5	$400 f_i + \Sigma(f_o C_L) \times V_{DD}^2$	
	10	$2\,000 f_i + \Sigma(f_o C_L) \times V_{DD}^2$	
	15	$5\,200 f_i + \Sigma(f_o C_L) \times V_{DD}^2$	



7275389

Fig. 4 Waveforms showing propagation delays for MR to O_n and $\overline{CP}$ to O_0 , minimum MR and $\overline{CP}$ pulse widths.