

QUADRUPLE TRUE/COMPLEMENT BUFFER



The HEF4041B is a quadruple true/complement buffer which provides both an inverted active LOW output (\bar{O}) and a non-inverted active HIGH output (O) for each input (I). The buffers exhibit high current output capability suitable for driving TTL or high capacitive loads.




Fig. 1 Functional diagram.




Fig. 2 Pinning diagram.

HEF4041BP : 14-lead DIL; plastic (SOT-27).
HEF4041BD : 14-lead DIL; ceramic (cerdip) (SOT-73).
HEF4041BT : 14-lead mini-pack; plastic (SO-14; SOT-108A).




Fig. 3 Logic diagram (one buffer).

APPLICATION INFORMATION

Some examples of applications for the HEF4041B are:

- LOCMOS to DTL/TTL converter
- High current sink and source driver

FAMILY DATA

I_{DD} LIMITS category BUFFERS

} see Family Specifications

D.C. CHARACTERISTICS

 $V_{SS} = 0\text{ V}$; $V_I = V_{SS}$ or V_{DD}

	V_{DD} V	V_{OH} V	V_{OL} V	symbol	T_{amb} (°C)					
					-40		+25		+85	
					min.	max.	min.	typ.	min.	max.
Output (source) current HIGH	5	4,6		$-I_{OH}$	1,6	1,3	2,6	1,0	mA	
	10	9,5			4,5	3,6	7,0	2,7	mA	
	15	13,5			16,0	14,0	30,0	10,0	mA	
HIGH	5	2,5		$-I_{OH}$	5,0	4,0	8,0	3,0	mA	
Output (sink) current LOW	4,75		0,4	I_{OL}	2,0	1,7	4,0	1,35	mA	
	10		0,5		7,5	6,0	12,0	4,5	mA	
	15		1,5		23,0	20,0	35,0	15,0	mA	

A.C. CHARACTERISTICS

 $V_{SS} = 0\text{ V}$; $T_{amb} = 25\text{ °C}$; $C_L = 50\text{ pF}$; input transition times $\leq 20\text{ ns}$

	V_{DD} V	symbol	min.	typ.	max.	typical extrapolation formula
Propagation delays $I_n \rightarrow O_n$ HIGH to LOW	5	t_{PHL}	30	65	ns	$17\text{ ns} + (0,27\text{ ns/pF}) C_L$
	10		20	40	ns	$14\text{ ns} + (0,11\text{ ns/pF}) C_L$
	15		15	30	ns	$12\text{ ns} + (0,08\text{ ns/pF}) C_L$
LOW to HIGH	5	t_{PLH}	30	55	ns	$17\text{ ns} + (0,27\text{ ns/pF}) C_L$
	10		15	30	ns	$9\text{ ns} + (0,11\text{ ns/pF}) C_L$
	15		10	20	ns	$7\text{ ns} + (0,08\text{ ns/pF}) C_L$
$I_n \rightarrow \bar{O}_n$ HIGH to LOW	5	t_{PHL}	35	75	ns	$22\text{ ns} + (0,27\text{ ns/pF}) C_L$
	10		20	40	ns	$14\text{ ns} + (0,11\text{ ns/pF}) C_L$
	15		15	30	ns	$12\text{ ns} + (0,08\text{ ns/pF}) C_L$
LOW to HIGH	5	t_{PLH}	35	75	ns	$22\text{ ns} + (0,27\text{ ns/pF}) C_L$
	10		20	40	ns	$14\text{ ns} + (0,11\text{ ns/pF}) C_L$
	15		15	30	ns	$12\text{ ns} + (0,08\text{ ns/pF}) C_L$
Output transition times $O_n \rightarrow \bar{O}_n$ HIGH to LOW	5	t_{THL}	25	50	ns	$5\text{ ns} + (0,40\text{ ns/pF}) C_L$
	10		12	25	ns	$2\text{ ns} + (0,21\text{ ns/pF}) C_L$
	15		8	20	ns	$1\text{ ns} + (0,14\text{ ns/pF}) C_L$
LOW to HIGH	5	t_{TLH}	25	45	ns	$5\text{ ns} + (0,40\text{ ns/pF}) C_L$
	10		12	25	ns	$2\text{ ns} + (0,21\text{ ns/pF}) C_L$
	15		8	20	ns	$1\text{ ns} + (0,14\text{ ns/pF}) C_L$

	V_{DD} V	typical formula for P (μW)	where
Dynamic power dissipation per package (P)	5	$3100 f_i + \Sigma(f_o C_L) \times V_{DD}^2$	f_i = input freq. (MHz)
	10	$12700 f_i + \Sigma(f_o C_L) \times V_{DD}^2$	f_o = output freq. (MHz)
	15	$33800 f_i + \Sigma(f_o C_L) \times V_{DD}^2$	C_L = load capacitance (pF)
			$\Sigma(f_o C_L)$ = sum of outputs
			V_{DD} = supply voltage (V)