



QUADRUPLE D-LATCH

The HEF4042B is a 4-bit latch with four data inputs (D_0 to D_3), four buffered latch outputs (O_0 to O_3), four buffered complementary latch outputs (\bar{O}_0 to \bar{O}_3) and two common enable inputs (E_0 and E_1). Information on D_0 to D_3 is transferred to O_0 to O_3 while both E_0 and E_1 are in the same state, either HIGH or LOW. O_0 to O_3 follow D_0 to D_3 as long as both E_0 and E_1 remain in the same state. When E_0 and E_1 are different, D_0 to D_3 do not affect O_0 to O_3 and the information in the latch is stored.

\bar{O}_0 to \bar{O}_3 are always the complement of O_0 to O_3 . The exclusive-OR input structure allows the choice of either polarity for E_0 and E_1 . With one enable input HIGH, the other enable input is active HIGH; with one enable input LOW, the other enable input is active LOW.





Fig. 2 Pinning diagram.

HEF4042BP : 16-lead DIL; plastic (SOT-38Z).
 HEF4042BD : 16-lead DIL; ceramic (cerdip) (SOT-74).
 HEF4042BT : 16-lead mini-pack; plastic (SO-16; SOT-109A).

PINNING

- D_0 to D_3 data inputs
- E_0 and E_1 enable inputs
- O_0 to O_3 parallel latch outputs
- \bar{O}_0 to \bar{O}_3 complementary parallel latch outputs

APPLICATION INFORMATION

Some examples of applications for the HEF4042B are:

- Buffer storage
- Holding register

Fig. 1 Functional diagram.

FAMILY DATA

IDD LIMITS category MSI


} see Family Specifications



Products approved to CECC 90 104-032.

May 1983

305




FUNCTION TABLE

E ₀	E ₁	output O _n
L	L	D _n
L	H	latched
H	L	latched
H	H	D _n

H = HIGH state (the more positive voltage)
L = LOW state (the less positive voltage).

7Z69746.2

Fig. 3 Logic diagram.



7Z82343

Fig. 4 Logic diagram (one latch).

A.C. CHARACTERISTICS

 $V_{SS} = 0 \text{ V}$; $T_{amb} = 25^\circ\text{C}$; $C_L = 50 \text{ pF}$; input transition times $\leq 20 \text{ ns}$

	V_{DD} V	symbol	min.	typ.	max.	typical extrapolation formula
Propagation delays $D \rightarrow O, \bar{O}$	5			95	190	ns
HIGH to LOW	10	t_{PHL}		40	80	ns
	15			30	55	ns
LOW to HIGH	5			85	175	ns
	10	t_{PLH}		40	75	ns
	15			30	60	ns
$E \rightarrow O, \bar{O}$	5			130	260	ns
HIGH to LOW	10	t_{PHL}		50	105	ns
	15			35	75	ns
LOW to HIGH	5			120	245	ns
	10	t_{PLH}		50	105	ns
	15			35	75	ns
Output transition times	5			60	120	ns
HIGH to LOW	10	t_{THL}		30	60	ns
	15			20	40	ns
LOW to HIGH	5			60	120	ns
	10	t_{TLH}		30	60	ns
	15			20	40	ns
Set-up time $D \rightarrow E$	5		30	10		
	10	t_{SU}	20	5	ns	
	15		20	5	ns	
Hold time $D \rightarrow E$	5		15	-5	ns	
	10	t_{hold}	15	0	ns	
	15		15	0	ns	
Minimum enable pulse width	5		90	45	ns	
	10	t_{WE}	40	20	ns	
	15		30	15	ns	

see also waveforms
Figs 5 and 6

	V_{DD} V	typical formula for P (W)	where f_i = input freq. (MHz) f_o = output freq. (MHz) C_L = load capacitance (pF) $\Sigma(f_o C_L)$ = sum of outputs V_{DD} = supply voltage (V)
Dynamic power dissipation per package (P)	5 10 15	$3800 f_i + \Sigma(f_o C_L) \times V_{DD}^2$ $15\ 700 f_i + \Sigma(f_o C_L) \times V_{DD}^2$ $41\ 100 f_i + \Sigma(f_o C_L) \times V_{DD}^2$	





Fig. 5 Waveforms showing propagation delays for D to O, with latch enabled.

Note

Either E_0 or E_1 is held HIGH or LOW while the other enable input is pulsed as the function table shows.




Fig. 6 Waveforms showing minimum enable pulse width, set-up time and hold time for E and D. Set-up and hold-times are shown as positive values but may be specified as negative values.