

DUAL 4-INPUT OR GATE



The HEF4072B provides the positive dual 4-input OR function. The outputs are fully buffered for highest noise immunity and pattern insensitivity of output impedance.




Fig. 1 Functional diagram.




Fig. 2 Pinning diagram.

HEF4072BP : 14-lead DIL; plastic (SOT-27).
HEF4072BD: 14-lead DIL; ceramic (cerdip) (SOT-73).
HEF4072BT: 14-lead mini-pack; plastic
(SO-14; SOT-108A).




Fig. 3 Logic diagram (one gate).

FAMILY DATA

IDD LIMITS category GATES

see Family Specifications



Products approved to CECC 90 104-048.

May 1983

417

A.C. CHARACTERISTICS

 $V_{SS} = 0 \text{ V}$; $T_{amb} = 25^\circ\text{C}$; $C_L = 50 \text{ pF}$; input transition times $\leq 20 \text{ ns}$

	V_{DD} V	symbol	typ.	max.	typical extrapolation formula
Propagation delays $I_n \rightarrow O_n$ HIGH to LOW	5	t _{PHL}	80	155	ns
	10		35	70	ns
	15		25	55	ns
	5	t _{PLH}	75	145	ns
	10		35	70	ns
	15		25	55	ns
Output transition times HIGH to LOW	5	t _{THL}	60	120	ns
	10		30	60	ns
	15		20	40	ns
	5	t _{TLH}	60	120	ns
	10		30	60	ns
	15		20	40	ns

	V_{DD} V	typical formula for P (μW)	where
Dynamic power dissipation per package (P)	5 10 15	$950 f_i + \sum(f_o C_L) \times V_{DD}^2$ $4500 f_i + \sum(f_o C_L) \times V_{DD}^2$ $13700 f_i + \sum(f_o C_L) \times V_{DD}^2$	f_i = input freq. (MHz) f_o = output freq. (MHz) C_L = load capacitance (pF) $\sum(f_o C_L)$ = sum of outputs V_{DD} = supply voltage (V)