



TRIPLE 3-INPUT OR GATE

The HEF4075B provides the positive triple 3-input OR function. The outputs are fully buffered for highest noise immunity and pattern insensitivity of output impedance.




Fig.1 Functional diagram.




Fig.2 Pinning diagram.

HEF4075BP : 14-lead DIL; plastic (SOT-27).
HEF4075BD: 14-lead DIL; ceramic (cerdip) (SOT-73).
HEF4075BT : 14-lead mini-pack; plastic (SO-14; SOT-108A).




Fig.3 Logic diagram (one gate).

FAMILY DATA

IDD LIMITS category GATES

} see Family Specifications



Products approved to CECC 90 104-050.

May 1983

421

A.C. CHARACTERISTICS

 $V_{SS} = 0 \text{ V}$; $T_{amb} = 25^\circ\text{C}$; $C_L = 50 \text{ pF}$; input transition times $\leq 20 \text{ ns}$

	V_{DD} V	symbol	typ.	max.	typical extrapolation formula
Propagation delays $I_n \rightarrow O_n$ HIGH to LOW	5	t _{PHL}	65	130	ns
	10		30	60	ns
	15		20	40	ns
	LOW to HIGH	t _{PLH}	65	130	ns
			30	60	ns
			25	50	ns
	Output transition times HIGH to LOW	t _{THL}	60	120	ns
			30	60	ns
			20	40	ns
	LOW to HIGH	t _{TLH}	60	120	ns
			30	60	ns
			20	40	ns

	V_{DD} V	typical formula for P (μW)	where
Dynamic power dissipation per package (P)	5 10 15	$750 f_i + \sum(f_o C_L) \times V_{DD}^2$ $3\,600 f_i + \sum(f_o C_L) \times V_{DD}^2$ $11\,200 f_i + \sum(f_o C_L) \times V_{DD}^2$	$f_i = \text{input freq. (MHz)}$ $f_o = \text{output freq. (MHz)}$ $C_L = \text{load capacitance (pF)}$ $\sum(f_o C_L) = \text{sum of outputs}$ $V_{DD} = \text{supply voltage (V)}$