

## TRIPLE 3-INPUT OR GATE



The HEF4075B provides the positive triple 3-input OR function. The outputs are fully buffered for highest noise immunity and pattern insensitivity of output impedance.




Fig.1 Functional diagram.




Fig.3 Logic diagram (one gate).




Fig.2 Pinning diagram.

HEF4075BP : 14-lead DIL; plastic (SOT-27).

HEF4075BD : 14-lead DIL; ceramic (cerdip) (SOT-73).

HEF4075BT : 14-lead mini-pack; plastic  
(SO-14; SOT-108A).

## FAMILY DATA

$I_{DD}$  LIMITS category GATES

see Family Specifications



## A.C. CHARACTERISTICS

 $V_{SS} = 0\text{ V}$ ;  $T_{amb} = 25\text{ }^{\circ}\text{C}$ ;  $C_L = 50\text{ pF}$ ; input transition times  $\leq 20\text{ ns}$ 

|                                                            | $V_{DD}$<br>V | symbol    | typ. | max. |    | typical extrapolation<br>formula         |
|------------------------------------------------------------|---------------|-----------|------|------|----|------------------------------------------|
| Propagation delays<br>$I_n \rightarrow O_n$<br>HIGH to LOW | 5             | $t_{PHL}$ | 65   | 130  | ns | $38\text{ ns} + (0,55\text{ ns/pF}) C_L$ |
|                                                            | 10            |           | 30   | 60   | ns | $19\text{ ns} + (0,23\text{ ns/pF}) C_L$ |
|                                                            | 15            |           | 20   | 40   | ns | $12\text{ ns} + (0,16\text{ ns/pF}) C_L$ |
| LOW to HIGH                                                | 5             | $t_{PLH}$ | 65   | 130  | ns | $38\text{ ns} + (0,55\text{ ns/pF}) C_L$ |
|                                                            | 10            |           | 30   | 60   | ns | $19\text{ ns} + (0,23\text{ ns/pF}) C_L$ |
|                                                            | 15            |           | 25   | 50   | ns | $17\text{ ns} + (0,16\text{ ns/pF}) C_L$ |
| Output transition<br>times<br>HIGH to LOW                  | 5             | $t_{THL}$ | 60   | 120  | ns | $10\text{ ns} + (1,0\text{ ns/pF}) C_L$  |
|                                                            | 10            |           | 30   | 60   | ns | $9\text{ ns} + (0,42\text{ ns/pF}) C_L$  |
|                                                            | 15            |           | 20   | 40   | ns | $6\text{ ns} + (0,28\text{ ns/pF}) C_L$  |
| LOW to HIGH                                                | 5             | $t_{TLH}$ | 60   | 120  | ns | $10\text{ ns} + (1,0\text{ ns/pF}) C_L$  |
|                                                            | 10            |           | 30   | 60   | ns | $9\text{ ns} + (0,42\text{ ns/pF}) C_L$  |
|                                                            | 15            |           | 20   | 40   | ns | $6\text{ ns} + (0,28\text{ ns/pF}) C_L$  |

|                                                 | $V_{DD}$<br>V | typical formula for P ( $\mu\text{W}$ )         | where                              |
|-------------------------------------------------|---------------|-------------------------------------------------|------------------------------------|
| Dynamic power<br>dissipation per<br>package (P) | 5             | $750 f_i + \Sigma(f_o C_L) \times V_{DD}^2$     | $f_i$ = input freq. (MHz)          |
|                                                 | 10            | $3\,600 f_i + \Sigma(f_o C_L) \times V_{DD}^2$  | $f_o$ = output freq. (MHz)         |
|                                                 | 15            | $11\,200 f_i + \Sigma(f_o C_L) \times V_{DD}^2$ | $C_L$ = load capacitance (pF)      |
|                                                 |               |                                                 | $\Sigma(f_o C_L)$ = sum of outputs |
|                                                 |               |                                                 | $V_{DD}$ = supply voltage (V)      |