

QUADRUPLE EXCLUSIVE-NOR GATE



The HEF4077B provides the exclusive-NOR function. The outputs are fully buffered for best performance.




Fig. 1 Functional diagram.




Fig. 2 Pinning diagram.

HEF4077BP : 14-lead DIL; plastic (SOT-27).
 HEF4077BD : 14-lead DIL; ceramic (cerdip) (SOT-73).
 HEF4077BT : 14-lead mini-pack; plastic (SO-14; SOT-108A).




Fig. 3 Logic diagram (one gate).

TRUTH TABLE

A_n	B_n	O_n
L	L	H
L	H	L
H	L	L
H	H	H

H = HIGH state (the more positive voltage)

L = LOW state (the less positive voltage)

FAMILY DATA

I_{DD} LIMITS category GATES

} see Family Specifications



Products approved to CECC 90 104-052.

May 1983

429

A.C. CHARACTERISTICS

 $V_{SS} = 0 \text{ V}$; $T_{amb} = 25^\circ\text{C}$; $C_L = 50 \text{ pF}$; input transition times $\leq 20 \text{ ns}$

	V_{DD} V	symbol	typ.	max.	typical extrapolation formula
Propagation delays $A_n, B_n \rightarrow O_n$ HIGH to LOW	5	t _{PHL}	75	150	ns
	10		35	70	ns
	15		30	55	ns
	LOW to HIGH	t _{PLO}	70	145	ns
			30	60	ns
			25	50	ns
	Output transition times HIGH to LOW	t _{THL}	60	120	ns
			30	60	ns
			20	40	ns
	LOW to HIGH	t _{TLH}	60	120	ns
			30	60	ns
			20	40	ns

	V_{DD} V	typical formula for P (μW)	where
Dynamic power dissipation per package (P)	5 10 15	$850 f_i + \Sigma(f_o C_L) \times V_{DD}^2$ $4500 f_i + \Sigma(f_o C_L) \times V_{DD}^2$ $14700 f_i + \Sigma(f_o C_L) \times V_{DD}^2$	$f_i = \text{input freq. (MHz)}$ $f_o = \text{output freq. (MHz)}$ $C_L = \text{load capacitance (pF)}$ $\Sigma(f_o C_L) = \text{sum of outputs}$ $V_{DD} = \text{supply voltage (V)}$