



QUADRUPLE 2-INPUT AND GATE

The HEF4081B provides the positive quadruple 2-input AND function. The outputs are fully buffered for highest noise immunity and pattern insensitivity of output impedance.




Fig.1 Functional diagram.




Fig.2 Pinning diagram.

HEF4081BP : 14-lead DIL; plastic (SOT-27).
HEF4081BD: 14-lead DIL; ceramic (cerdip) (SOT-73).
HEF4081BT : 14-lead mini-pack; plastic (SO-14; SOT-108A).




Fig.3 Logic diagram (one gate).

FAMILY DATA
ID_D LIMITS category GATES } see Family Specifications

A.C. CHARACTERISTICS $V_{SS} = 0 \text{ V}$; $T_{amb} = 25^\circ\text{C}$; $C_L = 50 \text{ pF}$; input transition times $\leq 20 \text{ ns}$

	$V_{DD} \text{ V}$	symbol	typ.	max.		typical extrapolation formula
Propagation delays $I_n \rightarrow O_n$	HIGH to LOW	t _{PHL}	55	110	ns	28 ns + (0,55 ns/pF) C_L
			25	50	ns	14 ns + (0,23 ns/pF) C_L
			20	40	ns	12 ns + (0,16 ns/pF) C_L
	LOW to HIGH	t _{PLH}	45	90	ns	18 ns + (0,55 ns/pF) C_L
			20	40	ns	9 ns + (0,23 ns/pF) C_L
			15	30	ns	7 ns + (0,16 ns/pF) C_L
	Output transition times	HIGH to LOW	60	120	ns	10 ns + (1,0 ns/pF) C_L
			30	60	ns	9 ns + (0,42 ns/pF) C_L
			20	40	ns	6 ns + (0,28 ns/pF) C_L
		LOW to HIGH	60	120	ns	10 ns + (1,0 ns/pF) C_L
			30	60	ns	9 ns + (0,42 ns/pF) C_L
			20	40	ns	6 ns + (0,28 ns/pF) C_L

	$V_{DD} \text{ V}$	typical formula for P (μW)	where
Dynamic power dissipation per package (P)	5 10 15	$450 f_i + \Sigma(f_o C_L) \times V_{DD}^2$ $2\ 900 f_i + \Sigma(f_o C_L) \times V_{DD}^2$ $11\ 700 f_i + \Sigma(f_o C_L) \times V_{DD}^2$	 $f_i = \text{input freq. (MHz)}$ $f_o = \text{output freq. (MHz)}$ $C_L = \text{load capacitance (pF)}$ $\Sigma(f_o C_L) = \text{sum of outputs}$ $V_{DD} = \text{supply voltage (V)}$