



## DUAL 4-BIT LATCH

The HEF4508B is a dual 4-bit latch, which consists of two identical independent 4-bit latches with separate strobe (ST), master reset (MR), output-enable input ( $\bar{EO}$ ) and 3-state outputs (O).

With the ST input in the HIGH state, the data on the D inputs appear at the corresponding outputs provided  $\bar{EO}$  is LOW. Changing the ST input to the LOW state locks the data into the latch. A HIGH on the reset line forces the outputs to a LOW level regardless of the state of the ST input. The 3-state outputs are controlled by the output-enable input. A HIGH on  $\bar{EO}$  causes the outputs to assume a high impedance OFF-state regardless of other input conditions. This allows the outputs to interface directly with bus orientated systems. When  $\bar{EO}$  is LOW the contents of the latches are available at the outputs.




Fig. 1 Functional diagram.

## FAMILY DATA

IDD LIMITS category MSI

} see Family Specifications



Products approved to CECC 90 104-063.

October 1980

473




Fig. 2 Pinning diagram.

HEF4508BP : 24-lead DIL; plastic (SOT-101A).

HEF4508BD: 24-lead DIL; ceramic (cerdip) (SOT-94).

HEF4508BT : 24-lead mini-pack; plastic  
(SO-24; SOT-137A).

### PINNING

- D<sub>0A</sub> to D<sub>3A</sub>, D<sub>03</sub> to D<sub>3B</sub> data inputs
- ST<sub>A</sub>, ST<sub>B</sub> strobe inputs
- MR<sub>A</sub>, MR<sub>B</sub> master reset inputs
- EO<sub>A</sub>, EO<sub>B</sub> output enable inputs
- O<sub>0A</sub> to O<sub>3A</sub>, O<sub>0B</sub> to O<sub>3B</sub> 3-state outputs

### FUNCTION TABLE

inputs				output
MR	ST	EO	D <sub>n</sub>	O <sub>n</sub>
L	H	L	H	H
L	H	L	L	L
L	L	L	X	latched
H	X	L	X	L
X	X	H	X	Z

H = HIGH state (the more positive voltage)

L = LOW state (the less positive voltage)

X = state is immaterial

Z = high impedance OFF state




Fig. 3 Logic diagram (one 4-bit latch).

A.C. CHARACTERISTICS

$V_{SS} = 0 \text{ V}$ ;  $T_{amb} = 25^\circ\text{C}$ ;  $C_L = 50 \text{ pF}$ ; input transition times  $\leq 20 \text{ ns}$ ; see also waveforms Fig. 4.

	$V_{DD}$ V	symbol	min.	typ.	max.	typical extrapolation formula
Propagation delays						
$ST \rightarrow O_n$	5		115	230	ns	$88 \text{ ns} + (0,55 \text{ ns/pF}) C_L$
HIGH to LOW	10	tPHL	50	100	ns	$39 \text{ ns} + (0,23 \text{ ns/pF}) C_L$
	15		35	70	ns	$27 \text{ ns} + (0,16 \text{ ns/pF}) C_L$
$D_n \rightarrow O_n$	5		115	230	ns	$88 \text{ ns} + (0,55 \text{ ns/pF}) C_L$
HIGH to LOW	10	tPLH	50	100	ns	$39 \text{ ns} + (0,23 \text{ ns/pF}) C_L$
	15		35	70	ns	$27 \text{ ns} + (0,16 \text{ ns/pF}) C_L$
$O_n \rightarrow O_n$	5		95	190	ns	$68 \text{ ns} + (0,55 \text{ ns/pF}) C_L$
HIGH to LOW	10	tPHL	40	80	ns	$29 \text{ ns} + (0,23 \text{ ns/pF}) C_L$
	15		30	60	ns	$22 \text{ ns} + (0,16 \text{ ns/pF}) C_L$
$LOW \rightarrow O_n$	5		95	190	ns	$68 \text{ ns} + (0,55 \text{ ns/pF}) C_L$
LOW to HIGH	10	tPLH	40	80	ns	$29 \text{ ns} + (0,23 \text{ ns/pF}) C_L$
	15		30	60	ns	$22 \text{ ns} + (0,16 \text{ ns/pF}) C_L$
$MR \rightarrow O_n$	5		100	200	ns	$73 \text{ ns} + (0,55 \text{ ns/pF}) C_L$
HIGH to LOW	10	tPHL	40	80	ns	$29 \text{ ns} + (0,23 \text{ ns/pF}) C_L$
	15		30	60	ns	$22 \text{ ns} + (0,16 \text{ ns/pF}) C_L$
Output transition times						
$HIGH \rightarrow LOW$	5		60	120	ns	$10 \text{ ns} + (1,0 \text{ ns/pF}) C_L$
	10	tTHL	30	60	ns	$9 \text{ ns} + (0,42 \text{ ns/pF}) C_L$
	15		20	40	ns	$6 \text{ ns} + (0,28 \text{ ns/pF}) C_L$
$LOW \rightarrow HIGH$	5		60	120	ns	$10 \text{ ns} + (1,0 \text{ ns/pF}) C_L$
	10	tTLH	30	60	ns	$9 \text{ ns} + (0,42 \text{ ns/pF}) C_L$
	15		20	40	ns	$6 \text{ ns} + (0,28 \text{ ns/pF}) C_L$
3-state propagation delays						
$\overline{EO} \rightarrow O_n$	5		45	90	ns	
HIGH	10	tPZH	20	40	ns	
	15		18	36	ns	
$LOW \rightarrow HIGH$	5		45	90	ns	
	10	tPZL	20	40	ns	
	15		18	36	ns	
Output disable times						
$EO \rightarrow O_n$	5		35	70	ns	
HIGH	10	tPHZ	20	40	ns	
	15		18	36	ns	
$LOW \rightarrow HIGH$	5		45	90	ns	
	10	tPLZ	20	40	ns	
	15		18	36	ns	

## A.C. CHARACTERISTICS

$V_{SS} = 0 \text{ V}$ ;  $T_{amb} = 25^\circ\text{C}$ ;  $C_L = 50 \text{ pF}$ ; input transition times  $\leq 20 \text{ ns}$

	$V_{DD}$ V	symbol	min.	typ.	max.	
Minimum ST pulse width; HIGH	5	$t_{WSTH}$	50	25	ns	
	10		30	15	ns	
	15		20	10	ns	
Minimum MR pulse width; HIGH	5	$t_{WMRH}$	40	20	ns	
	10		24	12	ns	
	15		20	10	ns	
Recovery time for MR	5	$t_{RMR}$	20	0	ns	see also waveforms Fig. 4
	10		20	0	ns	
	15		15	0	ns	
Set-up times $D_n \rightarrow ST$	5	$t_{su}$	35	10	ns	
	10		25	5	ns	
	15		20	0	ns	
Hold times $D_n \rightarrow ST$	5	$t_{hold}$	20	0	ns	
	10		20	0	ns	
	15		15	0	ns	

	$V_{DD}$ V	typical formula for P ( $\mu\text{W}$ )	where
Dynamic power dissipation per package (P)	5	$2\ 000 f_i + \sum(f_o C_L) \times V_{DD}^2$	$f_i = \text{input freq. (MHz)}$
	10	$9\ 000 f_i + \sum(f_o C_L) \times V_{DD}^2$	$f_o = \text{output freq. (MHz)}$
	15	$25\ 000 f_i + \sum(f_o C_L) \times V_{DD}^2$	$C_L = \text{load capacitance (pF)}$ $\sum(f_o C_L) = \text{sum of outputs}$ $V_{DD} = \text{supply voltage (V)}$




Fig. 4 Waveforms showing minimum ST and MR pulse widths, set-up and hold times for  $D_n$  to ST, recovery time for MR and propagation delays from ST to  $O_n$ ,  $D_n$  to  $O_n$  and MR to  $O_n$ .

**APPLICATION INFORMATION**

Some examples of application for the HEF4508B are:

- Buffer storage
- Holding registers
- Data storage and multiplexing




Fig. 5 Example of a bus register using HEF4508B and HEF4015B.

## APPLICATION INFORMATION (continued)




Fig. 6 Example of a dual multiplexed bus register with function select using two HEF4508B and one HEF4019B.

## FUNCTION SELECT

SA	SB	function
L	L	inhibit (all L)
H	L	select A bus
L	H	select B bus
H	H	A1 + B1