

## 1-OF-16 DECODER/DEMULTIPLEXER WITH INPUT LATCHES



The HEF4514B is a 1-of-16 decoder/demultiplexer, having four binary weighted address inputs ( $A_0$  to  $A_3$ ), a latch enable input (EL), and an active LOW enable input ( $\bar{E}$ ). The 16 outputs ( $O_0$  to  $O_{15}$ ) are mutually exclusive active HIGH. When EL is HIGH, the selected output is determined by the data on  $A_n$ . When EL goes LOW, the last data present at  $A_n$  are stored in the latches and the outputs remain stable. When  $\bar{E}$  is LOW, the selected output, determined by the contents of the latch, is HIGH. At  $\bar{E}$  HIGH, all outputs are LOW. The enable input ( $E$ ) does not affect the state of the latch. When the HEF4514B is used as a demultiplexer,  $E$  is the data input and  $A_0$  to  $A_3$  are the address inputs.





Fig. 1 Functional diagram.



## PINNING

$A_0$ to $A_3$	address inputs
$\bar{E}$	enable input (active LOW)
EL	latch enable input
$O_0$ to $O_{15}$	outputs (active HIGH)

Fig. 2 Pinning diagram.

HEF4514BP : 24-lead DIL; plastic (SOT-101A).

HEF4514BD : 24-lead DIL; ceramic (cerdip) (SOT-94).

HEF4514BT : 24-lead mini-pack; plastic (SO-24; SOT-137A).

## APPLICATION INFORMATION

Some examples of applications for the HEF4514B are:

- Digital multiplexing.
- Address decoding.
- Hexadecimal/BCD decoding.

## FAMILY DATA

IDD LIMITS category MSI

see Family Specifications




Fig. 3 Logic diagram.

7Z69769.3




Fig. 4 Logic diagram (one latch).

## TRUTH TABLE

inputs					outputs															
$\bar{E}$	A <sub>0</sub>	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	O <sub>0</sub>	O <sub>1</sub>	O <sub>2</sub>	O <sub>3</sub>	O <sub>4</sub>	O <sub>5</sub>	O <sub>6</sub>	O <sub>7</sub>	O <sub>8</sub>	O <sub>9</sub>	O <sub>10</sub>	O <sub>11</sub>	O <sub>12</sub>	O <sub>13</sub>	O <sub>14</sub>	O <sub>15</sub>
H	X	X	X	X	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L
L	L	L	L	L	H	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L
L	H	L	L	L	L	H	L	L	L	L	L	L	L	L	L	L	L	L	L	L
L	L	H	L	L	L	L	H	L	L	L	L	L	L	L	L	L	L	L	L	L
L	H	H	L	L	L	L	L	H	L	L	L	L	L	L	L	L	L	L	L	L
L	L	L	H	L	L	L	L	L	H	L	L	L	L	L	L	L	L	L	L	L
L	H	L	H	L	L	L	L	L	H	L	L	L	L	L	L	L	L	L	L	L
L	L	H	H	L	L	L	L	L	L	H	L	L	L	L	L	L	L	L	L	L
L	H	H	H	L	L	L	L	L	L	H	L	L	L	L	L	L	L	L	L	L
L	L	L	L	H	L	L	L	L	L	L	H	L	L	L	L	L	L	L	L	L
L	H	L	L	H	L	L	L	L	L	L	H	L	L	L	L	L	L	L	L	L
L	L	H	L	H	L	L	L	L	L	L	H	L	L	L	L	L	L	L	L	L
L	H	H	L	H	L	L	L	L	L	L	H	L	L	L	L	L	L	L	L	L
L	L	L	H	H	L	L	L	L	L	L	L	H	L	L	L	L	L	H	L	L
L	H	L	H	H	L	L	L	L	L	L	L	L	L	L	L	L	L	H	L	L
L	H	H	H	H	L	L	L	L	L	L	L	L	L	L	L	L	L	H	L	L

 $E\bar{L}$  = HIGH

H = HIGH state (the more positive voltage)

L = LOW state (the less positive voltage)

X = state is immaterial

## A.C. CHARACTERISTICS

 $V_{SS} = 0 \text{ V}$ ;  $T_{amb} = 25^\circ\text{C}$ ;  $C_L = 50 \text{ pF}$ ; input transition times  $\leq 20 \text{ ns}$ 

	$V_{DD}/V$	symbol	typ.	max.		typical extrapolation formula
Propagation delays $A_n, E\bar{L} \rightarrow O_n$ HIGH to LOW	5	t <sub>PHL</sub>	260	520	ns	$233 \text{ ns} + (0,55 \text{ ns/pF}) C_L$
	10		95	190	ns	$84 \text{ ns} + (0,23 \text{ ns/pF}) C_L$
	15		65	130	ns	$57 \text{ ns} + (0,16 \text{ ns/pF}) C_L$
	5	t <sub>PLH</sub>	270	550	ns	$243 \text{ ns} + (0,55 \text{ ns/pF}) C_L$
	10		95	190	ns	$84 \text{ ns} + (0,23 \text{ ns/pF}) C_L$
	15		65	130	ns	$57 \text{ ns} + (0,16 \text{ ns/pF}) C_L$
	5	t <sub>PHL</sub>	175	350	ns	$148 \text{ ns} + (0,55 \text{ ns/pF}) C_L$
	10		65	130	ns	$54 \text{ ns} + (0,23 \text{ ns/pF}) C_L$
	15		45	90	ns	$37 \text{ ns} + (0,16 \text{ ns/pF}) C_L$
	5	t <sub>PLH</sub>	200	400	ns	$173 \text{ ns} + (0,55 \text{ ns/pF}) C_L$
	10		70	140	ns	$59 \text{ ns} + (0,23 \text{ ns/pF}) C_L$
	15		50	100	ns	$42 \text{ ns} + (0,16 \text{ ns/pF}) C_L$

## A.C. CHARACTERISTICS

 $V_{SS} = 0 \text{ V}$ ;  $T_{amb} = 25^\circ\text{C}$ ;  $C_L = 50 \text{ pF}$ ; input transition times  $\leq 20 \text{ ns}$ 

	$V_{DD}$ V	symbol	min.	typ.	max.	typical extrapolation formula
Output transition times HIGH to LOW	5	$t_{THL}$	90	180	ns	$40 \text{ ns} + (1,0 \text{ ns/pF}) C_L$
	10		35	65	ns	$14 \text{ ns} + (0,42 \text{ ns/pF}) C_L$
	15		25	50	ns	$11 \text{ ns} + (0,28 \text{ ns/pF}) C_L$
	5	$t_{TLH}$	85	170	ns	$35 \text{ ns} + (1,0 \text{ ns/pF}) C_L$
	10		35	70	ns	$14 \text{ ns} + (0,42 \text{ ns/pF}) C_L$
	15		25	50	ns	$11 \text{ ns} + (0,28 \text{ ns/pF}) C_L$
Set-up time $A_n \rightarrow EL$	5	$t_{SU}$	120	60	ns	
	10		40	20	ns	
	15		30	15	ns	
Hold time $A_n \rightarrow EL$	5	$t_{hold}$	0	60	ns	see also waveforms Fig. 5
	10		0	20	ns	
	15		0	15	ns	
Minimum EL pulse width; HIGH	5	$t_{WELH}$	120	60	ns	
	10		40	20	ns	
	15		30	15	ns	

	$V_{DD}$ V	typical formula for P ( $\mu\text{W}$ )	where
Dynamic power dissipation per package (P)	5	$1100 f_i + \sum(f_o C_L) \times V_{DD}^2$	$f_i$ = input freq. (MHz)
	10	$5500 f_i + \sum(f_o C_L) \times V_{DD}^2$	$f_o$ = output freq. (MHz)
	15	$16\,000 f_i + \sum(f_o C_L) \times V_{DD}^2$	$C_L$ = load capacitance (pF) $\sum(f_o C_L)$ = sum of outputs $V_{DD}$ = supply voltage (V)




Fig. 5 Waveforms showing minimum pulse width for EL, set-up and hold times for  $A_n$  to EL.  
Set-up and hold times are shown as positive values but may be specified as negative values.