

BINNARY UP/DOWN COUNTER



The HEF4516B is an edge-triggered synchronous up/down 4-bit binary counter with a clock input (CP), an up/down count control input (UP/DN), an active LOW count enable input (CE), an asynchronous active HIGH parallel load input (PL), four parallel inputs (P₀ to P₃), four parallel outputs (O₀ to O₃), an active LOW terminal count output (TC), and an overriding asynchronous master reset input (MR).

Information on P₀ to P₃ is loaded into the counter while PL is HIGH, independent of all other input conditions except MR which must be LOW. When PL and CE are LOW, the counter changes on the LOW to HIGH transition of CP. Input UP/DN determines the direction of the count, HIGH for counting up, LOW for counting down. When counting up, TC is LOW when O₀ to O₃ are HIGH and CE is LOW. When counting down, TC is LOW when O₀ to O₃ and CE are LOW. A HIGH on MR resets the counter (O₀ to O₃ = LOW) independent of all other input conditions.




Fig. 1 Functional diagram.




Fig. 2 Pinning diagram.

HEF4516BP : 16-lead DIL; plastic (SOT-38Z).

HEF4516BD : 16-lead DIL; ceramic (cerdip) (SOT-74).

HEF4516BT : 16-lead mini-pack; plastic (SO-16; SOT-109A).

PINNING

PL	parallel load input (active HIGH)	UP/DN	up/down count control input
P ₀ to P ₃	parallel inputs	MR	master reset input
CE	count enable input (active LOW)	TC	terminal count output (active LOW)
CP	clock pulse input (LOW to HIGH, edge triggered)	O ₀ to O ₃	parallel outputs

FAMILY DATA

IDD LIMITS category MSI

see Family Specifications



Products approved to CECC 90 104-069.

May 1986

511





Fig. 3a Logic diagram (continued in Fig. 3b).



7Z74556

Fig. 3b Logic diagram (continued from Fig. 3a).

FUNCTION TABLE

MR	PL	UP/DN	\overline{CE}	CP	mode
L	H	X	X	X	parallel load
L	L	X	H	X	no change
L	L	L	L	/	count down
L	L	H	L	/	count up
H	X	X	X	X	reset

H = HIGH state (the more positive voltage)

L = LOW state (the less positive voltage)

X = state is immaterial

/ = positive-going transition




Fig. 4 State diagram.

Logic equation for terminal count:

$$\overline{TC} = \overline{CE} \cdot \{ (\overline{UP/DN}) \cdot \overline{O_0} \cdot O_1 \cdot O_2 \cdot O_3 + (\overline{UP/DN}) \cdot \overline{O_0} \cdot \overline{O_1} \cdot \overline{O_2} \cdot \overline{O_3} \}$$

A.C. CHARACTERISTICS

 $V_{SS} = 0$ V; $T_{amb} = 25$ °C; input transition times ≤ 20 ns

	V_{DD} V	typical formula for P (μ W)	where
Dynamic power dissipation per package (P)	5 10 15	$1000 f_i + \sum(f_o C_L) \times V_{DD}^2$ $4500 f_i + \sum(f_o C_L) \times V_{DD}^2$ $11200 f_i + \sum(f_o C_L) \times V_{DD}^2$	f_i = input freq. (MHz) f_o = output freq. (MHz) C_L = load capacitance (pF) $\sum(f_o C_L)$ = sum of outputs V_{DD} = supply voltage (V)

A.C. CHARACTERISTICS

 $V_{SS} = 0 \text{ V}$; $T_{amb} = 25^\circ\text{C}$; $C_L = 50 \text{ pF}$; input transition times $\leq 20 \text{ ns}$

	V_{DD} V	symbol	min.	typ.	max.	typical extrapolation formula
Propagation delays						
$CP \rightarrow O_n$						
HIGH to LOW	5		145	290	ns	$118 \text{ ns} + (0,55 \text{ ns/pF}) C_L$
	10	tPHL	60	120	ns	$49 \text{ ns} + (0,23 \text{ ns/pF}) C_L$
	15		45	90	ns	$37 \text{ ns} + (0,16 \text{ ns/pF}) C_L$
LOW to HIGH	5		155	310	ns	$128 \text{ ns} + (0,55 \text{ ns/pF}) C_L$
	10	tPLH	65	130	ns	$54 \text{ ns} + (0,23 \text{ ns/pF}) C_L$
	15		45	90	ns	$37 \text{ ns} + (0,16 \text{ ns/pF}) C_L$
$CP \rightarrow \overline{TC}$	5		260	525	ns	$233 \text{ ns} + (0,55 \text{ ns/pF}) C_L$
HIGH to LOW	10	tPHL	105	210	ns	$94 \text{ ns} + (0,23 \text{ ns/pF}) C_L$
	15		75	150	ns	$67 \text{ ns} + (0,16 \text{ ns/pF}) C_L$
LOW to HIGH	5		180	360	ns	$153 \text{ ns} + (0,55 \text{ ns/pF}) C_L$
	10	tPLH	75	150	ns	$64 \text{ ns} + (0,23 \text{ ns/pF}) C_L$
	15		55	115	ns	$47 \text{ ns} + (0,16 \text{ ns/pF}) C_L$
$PL \rightarrow O_n$	5		125	255	ns	$98 \text{ ns} + (0,55 \text{ ns/pF}) C_L$
HIGH to LOW	10	tPHL	55	110	ns	$44 \text{ ns} + (0,23 \text{ ns/pF}) C_L$
	15		40	85	ns	$32 \text{ ns} + (0,16 \text{ ns/pF}) C_L$
LOW to HIGH	5		170	340	ns	$143 \text{ ns} + (0,55 \text{ ns/pF}) C_L$
	10	tPLH	70	140	ns	$59 \text{ ns} + (0,23 \text{ ns/pF}) C_L$
	15		50	105	ns	$42 \text{ ns} + (0,16 \text{ ns/pF}) C_L$
$PL \rightarrow \overline{TC}$	5		250	500	ns	$223 \text{ ns} + (0,55 \text{ ns/pF}) C_L$
HIGH to LOW	10	tPHL	110	220	ns	$99 \text{ ns} + (0,23 \text{ ns/pF}) C_L$
	15		80	160	ns	$72 \text{ ns} + (0,16 \text{ ns/pF}) C_L$
LOW to HIGH	5		250	500	ns	$223 \text{ ns} + (0,55 \text{ ns/pF}) C_L$
	10	tPLH	110	220	ns	$99 \text{ ns} + (0,23 \text{ ns/pF}) C_L$
	15		80	160	ns	$72 \text{ ns} + (0,16 \text{ ns/pF}) C_L$
$\overline{CE} \rightarrow \overline{TC}$	5		165	330	ns	$138 \text{ ns} + (0,55 \text{ ns/pF}) C_L$
HIGH to LOW	10	tPHL	65	135	ns	$54 \text{ ns} + (0,23 \text{ ns/pF}) C_L$
	15		50	100	ns	$42 \text{ ns} + (0,16 \text{ ns/pF}) C_L$
LOW to HIGH	5		145	290	ns	$118 \text{ ns} + (0,55 \text{ ns/pF}) C_L$
	10	tPLH	60	125	ns	$49 \text{ ns} + (0,23 \text{ ns/pF}) C_L$
	15		45	95	ns	$37 \text{ ns} + (0,16 \text{ ns/pF}) C_L$
$MR \rightarrow O_n, \overline{TC}$	5		205	405	ns	$178 \text{ ns} + (0,55 \text{ ns/pF}) C_L$
HIGH to LOW	10	tPHL	65	130	ns	$54 \text{ ns} + (0,23 \text{ ns/pF}) C_L$
	15		45	85	ns	$37 \text{ ns} + (0,16 \text{ ns/pF}) C_L$
$MR \rightarrow \overline{TC}$	5		225	450	ns	$198 \text{ ns} + (0,55 \text{ ns/pF}) C_L$
LOW to HIGH	10	tPLH	75	150	ns	$64 \text{ ns} + (0,23 \text{ ns/pF}) C_L$
	15		50	100	ns	$42 \text{ ns} + (0,16 \text{ ns/pF}) C_L$

A.C. CHARACTERISTICS

V_{SS} = 0 V; T_{amb} = 25 °C; C_L = 50 pF; input transition times ≤ 20 ns

	V _{DD} V	symbol	min.	typ.	max.	typical extrapolation formula
Output transition times						
HIGH to LOW	5 10 15	t _{THL}		60 30 20	120 60 40	10 ns + (1,0 ns/pF) C _L 9 ns + (0,42 ns/pF) C _L 6 ns + (0,28 ns/pF) C _L
LOW to HIGH	5 10 15	t _{TLH}		60 30 20	120 60 40	10 ns + (1,0 ns/pF) C _L 9 ns + (0,42 ns/pF) C _L 6 ns + (0,28 ns/pF) C _L
Minimum clock pulse width; LOW	5 10 15	t _{WCPL}	95 35 25	45 20 15	ns ns ns	
Minimum PL pulse width; HIGH	5 10 15	t _{WPLH}	105 45 35	55 25 15	ns ns ns	
Minimum MR pulse width; HIGH	5 10 15	t _{WMRH}	120 50 40	60 25 20	ns ns ns	
Recovery time for MR	5 10 15	t _{RMR}	130 45 30	65 20 15	ns ns ns	
Recovery time for PL	5 10 15	t _{RPL}	150 50 30	75 25 15	ns ns ns	
Set-up times P _n → PL	5 10 15	t _{su}	100 50 40	50 25 20	ns ns ns	
UP/DN → CP	5 10 15	t _{su}	250 100 75	125 50 35	ns ns ns	see also waveforms Figs 5 and 6
CE → CP	5 10 15	t _{su}	120 40 25	60 20 10	ns ns ns	
Hold times P _n → PL	5 10 15	t _{hold}	10 5 0	-40 -20 -20	ns ns ns	
UP/DN → CP	5 10 15	t _{hold}	35 15 15	-90 -35 -25	ns ns ns	
CE → CP	5 10 15	t _{hold}	20 5 5	-40 -15 -10	ns ns ns	
Maximum clock pulse frequency	5 10 15	f _{max}		3 7 9	6 14 18	MHz MHz MHz




Fig. 5 Waveforms showing minimum pulse width for CP, set-up and hold times for \overline{CE} to CP and UP/DN to CP.




Fig. 6 Waveforms showing minimum pulse width for PL and MR, recovery time for PL and MR and set-up and hold times for P_n to PL.




Fig. 7 Timing diagram.