



DUAL BINARY COUNTER

The HEF4520B is a dual 4-bit internally synchronous binary counter. The counter has an active HIGH clock input (CP_0) and an active LOW clock input (\overline{CP}_1), buffered outputs from all four bit positions (O_0 to O_3) and an active HIGH overriding asynchronous master reset input (MR). The counter advances on either the LOW to HIGH transition of the CP_0 input if \overline{CP}_1 is HIGH or the HIGH to LOW transition of the \overline{CP}_1 input if CP_0 is LOW. Either CP_0 or \overline{CP}_1 may be used as the clock input to the counter and the other clock input may be used as a clock enable input. A HIGH on MR resets the counter (O_0 to $O_3 = \text{LOW}$) independent of CP_0 , \overline{CP}_1 .

Schmitt-trigger action in the clock input makes the circuit highly tolerant to slower clock rise and fall times.




Fig. 1 Functional diagram.




Fig. 2 Pinning diagram.

HEF4520BP : 16-lead DIL; plastic (SOT-38Z).

HEF4520BD: 16-lead DIL; ceramic (cerdip) SOT-74.

HEF4520BT : 16-lead mini-pack; plastic
(SO-16; SOT-109A).

PINNING

CP_{0A} , CP_{0B} clock inputs (L to H triggered)

\overline{CP}_{1A} , \overline{CP}_{1B} clock inputs (H to L triggered)

MRA , MR_B master reset inputs

O_{0A} to O_{3A} outputs

O_{0B} to O_{3B} outputs

FAMILY DATA

I_{DD} LIMITS category MSI

} see Family Specifications



Products approved to CECC 90 104-073.

May 1983

537




Fig. 3 Logic diagram (one counter).

H = HIGH state (the more positive voltage)
 L = LOW state (the less positive voltage)
 X = state is immaterial
 \nearrow = positive-going transition
 \searrow = negative-going transition

FUNCTION TABLE

CP0	CP1	MR	mode
/	H	L	counter advances
L	\searrow	L	counter advances
\searrow	X	/	no change
X	/	L	no change
/	L	\searrow	no change
H	\nearrow	L	no change
X	X	H	O0 to O3 = LOW

A.C. CHARACTERISTICS

$V_{SS} = 0 \text{ V}$; $T_{amb} = 25^\circ\text{C}$; $C_L = 50 \text{ pF}$; input transition times $\leq 20 \text{ ns}$



	V_{DD} V	symbol	min.	typ.	max.	typical extrapolation formula
Propagation delays $CP_0, \overline{CP}_1 \rightarrow O_n$ HIGH to LOW	5 10 15	t_{PHL}	110 50 40	220 100 80	ns	$83 \text{ ns} + (0,55 \text{ ns/pF}) C_L$ $39 \text{ ns} + (0,23 \text{ ns/pF}) C_L$ $32 \text{ ns} + (0,16 \text{ ns/pF}) C_L$
LOW to HIGH	5 10 15	t_{PLH}	110 50 40	220 100 80	ns	$83 \text{ ns} + (0,55 \text{ ns/pF}) C_L$ $39 \text{ ns} + (0,23 \text{ ns/pF}) C_L$ $32 \text{ ns} + (0,16 \text{ ns/pF}) C_L$
$MR \rightarrow O_n$ HIGH to LOW	5 10 15	t_{PHL}	75 35 25	150 70 50	ns	$48 \text{ ns} + (0,55 \text{ ns/pF}) C_L$ $24 \text{ ns} + (0,23 \text{ ns/pF}) C_L$ $17 \text{ ns} + (0,16 \text{ ns/pF}) C_L$
Output transition times	5 10 15	t_{THL}	60 30 20	120 60 40	ns	$10 \text{ ns} + (1,0 \text{ ns/pF}) C_L$ $9 \text{ ns} + (0,42 \text{ ns/pF}) C_L$ $6 \text{ ns} + (0,28 \text{ ns/pF}) C_L$
LOW to HIGH	5 10 15	t_{TLH}	60 30 20	120 60 40	ns	$10 \text{ ns} + (1,0 \text{ ns/pF}) C_L$ $9 \text{ ns} + (0,42 \text{ ns/pF}) C_L$ $6 \text{ ns} + (0,28 \text{ ns/pF}) C_L$
Minimum CP_0 pulse width; LOW	5 10 15	t_{WCPL}	60 30 20	30 15 10	ns	
Minimum \overline{CP}_1 pulse width; HIGH	5 10 15	t_{WCPH}	60 30 20	30 15 10	ns	
Minimum MR pulse width; HIGH	5 10 15	t_{WMRH}	30 20 16	15 10 8	ns	
Recovery time for MR	5 10 15	t_{RMR}	50 30 20	25 15 10	ns	
Set-up times $CP_0 \rightarrow \overline{CP}_1$	5 10 15	t_{SU}	50 30 20	25 15 10	ns	
$\overline{CP}_1 \rightarrow CP_0$	5 10 15	t_{SU}	50 30 20	25 15 10	ns	
Maximum clock pulse frequency	5 10 15	f_{max}	8 15 20	16 30 40	MHz	

see also waveforms
Figs 4 and 5

A.C. CHARACTERISTICS

 $V_{SS} = 0 \text{ V}$; $T_{amb} = 25^\circ\text{C}$; input transition times $\leq 20 \text{ ns}$

	V_{DD} V	typical formula for P (μW)	where
Dynamic power dissipation per package (P)	5 10 15	$850f_i + \Sigma(f_oC_L) \times V_{DD}^2$ $3800f_i + \Sigma(f_oC_L) \times V_{DD}^2$ $10200f_i + \Sigma(f_oC_L) \times V_{DD}^2$	$f_i = \text{input freq. (MHz)}$ $f_o = \text{output freq. (MHz)}$ $C_L = \text{load capacitance (pF)}$ $\Sigma(f_oC_L) = \text{sum of outputs}$ $V_{DD} = \text{supply voltage (V)}$

Fig. 4 Waveforms showing recovery time for MR; minimum CP₀, \overline{CP}_1 and MR pulse widths.Fig. 5 Waveforms showing set-up times for CP₀ to \overline{CP}_1 and \overline{CP}_1 to CP₀, and propagation delays.




Fig. 6 Timing diagram.