



24-STAGE FREQUENCY DIVIDER

The HEF4521B consists of a chain of 24 toggle flip-flops with an overriding asynchronous master reset input (MR), and an input circuit that allows three modes of operation. The single inverting stage (I_2/O_2) will function as a crystal oscillator, or in combination with I_1 as an RC oscillator, or as an input buffer for an external oscillator. Low-power operation as a crystal oscillator is enabled by connecting external resistors to pins 3 ($V_{SS'}$) and 5 ($V_{DD'}$). Each flip-flop divides the frequency of the previous flip-flop by two, consequently the HEF4521B will count up to $2^{24} = 16\,777\,216$. The counting advances on the HIGH to LOW transition of the clock (I_2). The outputs of the last seven stages are available for additional flexibility.




Fig. 1 Functional diagram.

FAMILY DATA
 I_{DD} LIMITS category MSI } see Family Specifications



Products approved to CECC 90 104-074.

October 1980

543




Fig. 2 Pinning diagram.

7274563

COUNT CAPACITY

output	count capacity
O18	$2^{18} = 262\ 144$
O19	$2^{19} = 524\ 288$
O20	$2^{20} = 1\ 048\ 576$
O21	$2^{21} = 2\ 097\ 152$
O22	$2^{22} = 4\ 194\ 304$
O23	$2^{23} = 8\ 388\ 608$
O24	$2^{24} = 16\ 777\ 216$

HEF4521BP : 16-lead DIL; plastic (SOT-38Z).

HEF4521BD: 16-lead DIL; ceramic (cerdip) (SOT-74).

HEF4521BT: 16-lead mini-pack; plastic
(SO-16; SOT-109A).

FUNCTIONAL TEST SEQUENCE

inputs		control terminals			outputs	remarks
MR	I ₂	O ₂	V _{SS'}	V _{DD'}	O ₁₈ to O ₂₄	
H	L	L	V _{DD}	V _{SS}	L	counter is in three 8-stage sections in parallel mode; I ₂ and O ₂ are interconnected (O ₂ is now input); counter is reset by MR
L	⊜	⊜	V _{DD}	V _{SS}	H	255 pulses are clocked into I ₂ , O ₂ (the counter advances on the LOW to HIGH transition)
L	L	L	V _{SS}	V _{SS}	H	V _{SS'} is connected to V _{SS}
L	H	L	V _{SS}	V _{SS}	H	the input I ₂ is made HIGH
L	H	L	V _{SS}	V _{DD}	H	V _{DD'} is connected to V _{DD} ; O ₂ is now made floating and becomes an output; the device is now in the 2 ²⁴ mode
L	⊐		V _{SS}	V _{DD}	L	counter ripples from an all HIGH state to an all LOW state

A test function has been included for the reduction of the test time required to exercise all 24 counter stages. This test function divides the counter into three 8-stage sections by connecting V_{SS'} to V_{DD} and V_{DD'} to V_{SS}. Via I₂ (connected to O₂) 255 counts are loaded into each of the 8-stage sections in parallel. All flip-flops are now at a HIGH state. The counter is now returned to the normal 24-stage in series configuration by connecting V_{SS'} to V_{SS} and V_{DD'} to V_{DD}. One more pulse is entered into input I₂, which will cause the counter to ripple from an all HIGH state to an all LOW state.




Fig. 3 Logic diagram; for schematic diagram of clock circuit see Fig. 4.




Fig. 4 Schematic diagram of
clock input circuitry.
7Z84276

A.C. CHARACTERISTICS

$V_{SS} = 0 \text{ V}$; $T_{amb} = 25^\circ\text{C}$; $C_L = 50 \text{ pF}$; input transition times $\leq 20 \text{ ns}$


	V_{DD} V	symbol	min.	typ.	max.	typical extrapolation formula
Propagation delays						
$I_2 \rightarrow O_{18}$ HIGH to LOW	5	tPHL	950	1900	ns	$923 \text{ ns} + (0,55 \text{ ns/pF}) C_L$
	10		350	700	ns	$339 \text{ ns} + (0,23 \text{ ns/pF}) C_L$
	15		220	440	ns	$212 \text{ ns} + (0,16 \text{ ns/pF}) C_L$
$O_n \rightarrow O_{n+1}$ LOW to HIGH	5	tPLH	950	1900	ns	$923 \text{ ns} + (0,55 \text{ ns/pF}) C_L$
	10		350	700	ns	$339 \text{ ns} + (0,23 \text{ ns/pF}) C_L$
	15		220	440	ns	$212 \text{ ns} + (0,16 \text{ ns/pF}) C_L$
$O_n \rightarrow O_{n+1}$ HIGH to LOW	5	tPHL	40	80	ns	$13 \text{ ns} + (0,55 \text{ ns/pF}) C_L$
	10		15	30	ns	$4 \text{ ns} + (0,23 \text{ ns/pF}) C_L$
	15		10	20	ns	$2 \text{ ns} + (0,16 \text{ ns/pF}) C_L$
$O_n \rightarrow O_{n+1}$ LOW to HIGH	5	tPLH	40	80	ns	$13 \text{ ns} + (0,55 \text{ ns/pF}) C_L$
	10		15	30	ns	$4 \text{ ns} + (0,23 \text{ ns/pF}) C_L$
	15		10	20	ns	$2 \text{ ns} + (0,16 \text{ ns/pF}) C_L$
$MR \rightarrow O_n$ HIGH to LOW	5	tPHL	120	240	ns	$93 \text{ ns} + (0,55 \text{ ns/pF}) C_L$
	10		55	110	ns	$44 \text{ ns} + (0,23 \text{ ns/pF}) C_L$
	15		40	80	ns	$32 \text{ ns} + (0,16 \text{ ns/pF}) C_L$
$I_1 \rightarrow O_1$ HIGH to LOW	5	tPHL	90	180	ns	$63 \text{ ns} + (0,55 \text{ ns/pF}) C_L$
	10		35	70	ns	$24 \text{ ns} + (0,23 \text{ ns/pF}) C_L$
	15		25	50	ns	$17 \text{ ns} + (0,16 \text{ ns/pF}) C_L$
$I_1 \rightarrow O_1$ LOW to HIGH	5	tPLH	60	120	ns	$33 \text{ ns} + (0,55 \text{ ns/pF}) C_L$
	10		30	60	ns	$19 \text{ ns} + (0,23 \text{ ns/pF}) C_L$
	15		20	40	ns	$12 \text{ ns} + (0,16 \text{ ns/pF}) C_L$
Output transition times	5	tTHL	60	120	ns	$10 \text{ ns} + (1,0 \text{ ns/pF}) C_L$
HIGH to LOW	10		30	60	ns	$9 \text{ ns} + (0,42 \text{ ns/pF}) C_L$
	15		20	40	ns	$6 \text{ ns} + (0,28 \text{ ns/pF}) C_L$
LOW to HIGH	5	tTLH	60	120	ns	$10 \text{ ns} + (1,0 \text{ ns/pF}) C_L$
	10		30	60	ns	$9 \text{ ns} + (0,42 \text{ ns/pF}) C_L$
	15		20	40	ns	$6 \text{ ns} + (0,28 \text{ ns/pF}) C_L$

A.C. CHARACTERISTICS

$V_{SS} = 0 \text{ V}$; $T_{amb} = 25^\circ\text{C}$; $C_L = 50 \text{ pF}$; input transition times $\leq 20 \text{ ns}$

	V_{DD} V	symbol	min.	typ.	max.	
Minimum I_2 pulse width; HIGH	5	t_{WI2H}	80	40	ns	
	10		40	20	ns	
	15		30	15	ns	
Minimum MR pulse width; HIGH	5	t_{WMRH}	70	35	ns	
	10		40	20	ns	
	15		30	15	ns	
Recovery time for MR	5	t_{RMR}	20	-10	ns	see also waveforms Fig. 5
	10		15	-5	ns	
	15		15	0	ns	
Maximum clock pulse frequency	5	f_{max}	6	12	MHz	
	10		12	25	MHz	
	15		17	35	MHz	


	V_{DD} V	typical formula for P (μW)	where
Dynamic power dissipation per package (P)	5	$1\ 200 f_i + \Sigma(f_o C_L) \times V_{DD}^2$	$f_i = \text{input freq. (MHz)}$
	10	$5\ 100 f_i + \Sigma(f_o C_L) \times V_{DD}^2$	$f_o = \text{output freq. (MHz)}$
	15	$13\ 050 f_i + \Sigma(f_o C_L) \times V_{DD}^2$	$C_L = \text{load capacitance (pF)}$ $\Sigma(f_o C_L) = \text{sum of outputs}$ $V_{DD} = \text{supply voltage (V)}$



7274564

Fig. 5 Waveforms showing minimum pulse widths for MR and I_2 , recovery time for MR.

APPLICATION INFORMATION



(1) Optional for low power operation.

Fig. 6 Crystal oscillator circuit.

Typical characteristics for crystal oscillator circuit (Fig. 6):

	500 kHz circuit	50 kHz circuit	unit
Crystal characteristics resonance frequency crystal cut equivalent resistance; R _S	500 S 1	50 N 6,2	kHz — kΩ
External resistor/capacitor values R _O C _T C _S	47 82 20	750 82 20	kΩ pF pF




Fig. 7 RC oscillator circuit;


$$f \approx \frac{1}{2.3 \times R_{TC} \times C}; R_S \geq 2 R_{TC}, \text{ in which:}$$

f in Hz, R in Ω , C in F .

$$R_S + R_{TC} < \frac{V_{IL\ max}}{I_{LI}} \quad (\text{maximum input voltage LOW})$$

←

$$R_S + R_{TC} < \frac{V_{IL\ max}}{I_{LI}} \quad (\text{input leakage current})$$

Fig. 8 Oscillator frequency as a function of R_{TC} and C ; $V_{DD} = 10$ V; test circuit is Fig. 7.

APPLICATION INFORMATION (continued)




Fig. 9 Test set-up for measuring forward transconductance
 $g_{fs} = di_o/dv_i$ at v_o is constant (see also graph Fig. 10).




Fig. 10 Typical forward transconductance g_{fs} as a function of the supply voltage at $T_{amb} = 25^\circ\text{C}$.

Curves in Fig. 10:

- A: average,
- B: average + 2 s,
- C: average - 2 s, in which:
 's' is the observed standard deviation.




Fig. 11 Voltage gain (V_O/V_I) as a function of supply voltage.




Fig. 12 Supply current as a function of supply voltage.




Fig. 13 Test set-up for measuring graphs of Figs 11 and 12.