




REAL TIME 5-DECADE COUNTER

The HEF4534B is a 5-decade ripple counter. The binary outputs of the decade counters are time-multiplexed by an internal scanner on four BCD outputs (O_0 to O_3). The selected decade is indicated by a logic HIGH on the appropriate digit select output (OS_0 : units, 1; OS_1 : tens, 10; OS_2 : hundreds, 10^2 ; OS_3 : thousands, 10^3 ; OS_4 : ten thousands, 10^4).

The binary outputs (O_0 to O_3) and the select outputs (OS_0 to OS_4) are 3-state controlled via enable inputs EO and EOS respectively, allowing interface with other bus orientated devices. Cascading may be accomplished by using the carry out (TC). The counter is triggered by a LOW to HIGH transition on the decade clock (CPA) and is reset by a HIGH level on the master reset (MR). The scanner is triggered by a LOW to HIGH transition on the scanner clock (CPS) and is reset (select ten thousand counter) by a HIGH level on the scanner reset (MR_{sc}).

The counter can operate in four modes depending on the state of the mode select inputs (S_A , S_B). The error detector will detect an error when a positive edge on CPA is not accompanied by a negative edge on the error detector clock \overline{CPE} or vice versa, within time limits adjusted by external capacitors connected to $C_{ext\ 1}$ and $C_{ext\ 2}$. Three or more detected errors result in a HIGH level on the error output (OER). The error detector is reset by a HIGH level on MR.

Schmitt-trigger action in the clock inputs makes the circuit highly tolerant to slower clock rise and fall times.



7274602.1

Fig. 1 Pinning diagram.

HEF4534BP : 24-lead DIL; plastic (SOT-101A).

HEF4534BD : 24-lead DIL; ceramic (cerdip) (SOT-94).

HEF4534BT : 24-lead mini-pack; plastic (SO-24; SOT-137A).

PINNING

O_1 to O_3	BCD outputs	\overline{CPE}	error detector clock input
OS_0 to OS_3	digit select outputs	S_A , S_B	mode select inputs
OER	error output	MR	master reset input
CPA	decade clock input	MR_{sc}	scanner reset input
CPS	scanner clock input	TC	carry out

FAMILY DATA

I_{DD} LIMITS category LSI

see Family Specifications



Products approved to CECC 90 104-080.

May 1983

599




Fig. 2 Functional block diagram.

7Z74603.1

MODE CONTROL FUNCTION TABLE

select inputs		1st decade output	carry to 2nd stage	carry to 4th stage	mode
SA	SB				
L	L	normal count and display	at 9 to 0 transition of the 1st decade	at 9 to 0 transition of the 3rd decade	5-decade counter
L	H	inhibited	input clock	input clock	test purposes: clock directly into stages 1, 2 and 4
H	H	inhibited	at 4 to 5 transition of the 1st decade	at 9 to 0 transition of the 3rd decade	4-decade counter with $\div 10$ and round-off at front end
H	L	display counts: 3, 4, 5, 6, 7 = 5 8, 9, 0, 1, 2 = 0	at 7 to 8 transition of the 1st decade	at 9 to 0 transition of the 3rd decade	4-decade counter; ½-pence capability





Fig. 3 Error detection timing diagram.

The skew time is the time difference between the LOW to HIGH transition of CPA and the HIGH to LOW transition of CPE or vice versa (see Fig. 4). The skew time is typically proportional to the external capacitor (C_{ext}) connected from C_{ext1} and C_{ext2} (pins 1 and 22) to V_{SS} . The error detector will count an error when a positive edge on the counter clock CPA is not succeeded by a negative edge on the error detector clock CPE within a skew time t_{SK1} (adjustable by C_{ext1} at pin 1). The same holds for a negative edge at CPE succeeded by a positive on CPA within a skew time t_{SK2} (adjustable by C_{ext2} at pin 22). If error detection is not needed, CPE must be either HIGH or LOW and no C_{ext} is applied. For further information see Fig. 5.

Fig. 4 Skew times timing diagram; $t_{WCPA} > t_{SK1}$; $t_{WCP1} > t_{SK2}$.




Fig. 5 Typical clock skew as a function of the supply voltage. This graph is accurate for $C_{ext} \geq 100$ pF and $T_{amb} = 25$ °C.

Notes to Fig. 5

1. Skew in this area results in counted error.
2. Skew in the area between max. and min. curves may or may not result in counted error.
3. Skew in this area results in no error counted.




Fig. 6 Carry timing diagram.




Fig. 7 Scanner timing diagram.

Note: If S_B = H, the 1st decade is inhibited and the cycle will be shortened to four stages (see dotted lines).




Fig. 8 Counter timing diagram.

A.C. CHARACTERISTICS

V_{SS} = 0 V; T_{amb} = 25 °C; C_L = 50 pF; input transition times ≤ 20 ns

	V _{DD} V	symbol	min.	typ.	max.	typical extrapolation formula
Propagation delays						
CPA → O _n	5		300	600	ns	283 ns + (0,55 ns/pF) C _L
D1 selected	10	tPHL	130	260	ns	119 ns + (0,23 ns/pF) C _L
HIGH to LOW	15		95	190	ns	87 ns + (0,16 ns/pF) C _L
LOW to HIGH	5		240	480	ns	213 ns + (0,55 ns/pF) C _L
	10	tPLH	100	200	ns	89 ns + (0,23 ns/pF) C _L
	15		75	150	ns	67 ns + (0,16 ns/pF) C _L
CPA → O _n	5		550	1100	ns	523 ns + (0,55 ns/pF) C _L
D5 selected	10	tPHL	230	460	ns	219 ns + (0,23 ns/pF) C _L
HIGH to LOW	15		170	340	ns	162 ns + (0,16 ns/pF) C _L
LOW to HIGH	5		550	1100	ns	523 ns + (0,55 ns/pF) C _L
	10	tPLH	230	460	ns	219 ns + (0,23 ns/pF) C _L
	15		170	340	ns	162 ns + (0,16 ns/pF) C _L
CPA → TC	5		420	840	ns	393 ns + (0,55 ns/pF) C _L
LOW to HIGH	10	tPLH	190	380	ns	179 ns + (0,23 ns/pF) C _L
	15		140	280	ns	132 ns + (0,16 ns/pF) C _L
MR → O _n	5		200	400	ns	173 ns + (0,55 ns/pF) C _L
HIGH to LOW	10	tPHL	85	170	ns	74 ns + (0,23 ns/pF) C _L
	15		60	120	ns	52 ns + (0,16 ns/pF) C _L
MR → OER	5		140	280	ns	113 ns + (0,55 ns/pF) C _L
HIGH to LOW	10	tPHL	65	130	ns	54 ns + (0,23 ns/pF) C _L
	15		50	100	ns	42 ns + (0,16 ns/pF) C _L
CPS → O _n	5		225	450	ns	198 ns + (0,55 ns/pF) C _L
HIGH to LOW	10	tPHL	95	190	ns	84 ns + (0,23 ns/pF) C _L
	15		70	140	ns	62 ns + (0,16 ns/pF) C _L
LOW to HIGH	5		225	450	ns	198 ns + (0,55 ns/pF) C _L
	10	tPLH	95	190	ns	84 ns + (0,23 ns/pF) C _L
	15		70	140	ns	62 ns + (0,16 ns/pF) C _L
CPS → OS _n	5		170	340	ns	143 ns + (0,55 ns/pF) C _L
HIGH to LOW	10	tPHL	70	140	ns	59 ns + (0,23 ns/pF) C _L
	15		50	100	ns	42 ns + (0,16 ns/pF) C _L
CPS → OS _n	5		170	340	ns	143 ns + (0,55 ns/pF) C _L
LOW to HIGH	10	tPLH	70	140	ns	59 ns + (0,23 ns/pF) C _L
	15		50	100	ns	42 ns + (0,16 ns/pF) C _L
Output transition times	5		60	120	ns	10 ns + (1,0 ns/pF) C _L
HIGH to LOW	10	tTHL	30	60	ns	9 ns + (0,42 ns/pF) C _L
	15		20	40	ns	6 ns + (0,28 ns/pF) C _L
LOW to HIGH	5		60	120	ns	10 ns + (1,0 ns/pF) C _L
	10	tTLH	30	60	ns	9 ns + (0,42 ns/pF) C _L
	15		20	40	ns	6 ns + (0,28 ns/pF) C _L



A.C. CHARACTERISTICS


 $V_{SS} = 0 \text{ V}$; $T_{amb} = 25^\circ\text{C}$; $C_L = 50 \text{ pF}$; input transition times $\leq 20 \text{ ns}$

	V_{DD} V	symbol	min.	typ.	max.	
3-state propagation delays						
Output disable times						
$\overline{EO} \rightarrow O_n$;	5		30	60	ns	
$\overline{EOS} \rightarrow OS_n$	10	tPHZ	25	50	ns	
HIGH	15		20	40	ns	
	5		40	80	ns	
LOW	10	tPLZ	25	50	ns	
	15		20	40	ns	
Output enable times						
$\overline{EO} \rightarrow O_n$;	5		35	70	ns	
$\overline{EOS} \rightarrow OS_n$	10	tPZH	20	40	ns	
HIGH	15		15	30	ns	
	5		50	100	ns	
LOW	10	tPZL	25	50	ns	
	15		15	30	ns	
Minimum clock pulse width; CPA, CPS	5		70	35	ns	
	10	tWCPH	40	20	ns	
HIGH	15		30	15	ns	
Minimum reset pulse width; MR, MR_{sc}	5		90	45	ns	
	10	tWMRH	60	30	ns	
HIGH	15		40	20	ns	
Recovery time for MR	5		120	60	ns	
	10	tRMR	60	30	ns	
	15		50	25	ns	
Recovery time for MR_{sc}	5		60	30	ns	
	10	tRMR	40	20	ns	
	15		30	15	ns	
Maximum clock pulse frequency	5		2,5	5	MHz	
CPA and CPS	10	f_{max}	6	12	MHz	
	15		8	16	MHz	

	V_{DD} V	typical formula for P (μW)	where
Dynamic power dissipation per package (P)*	5 10 15	$1\ 100 f_i + \sum(f_o C_L) \times V_{DD}^2$ $4\ 800 f_i + \sum(f_o C_L) \times V_{DD}^2$ $12\ 000 f_i + \sum(f_o C_L) \times V_{DD}^2$	$f_i = \text{input freq. (MHz)}$ $f_o = \text{output freq. (MHz)}$ $C_L = \text{load cap. (pF)}$ $\sum(f_o C_L) = \text{sum of outputs}$ $V_{DD} = \text{supply voltage (V)}$


* $C_{ext} = 0$.

APPLICATION INFORMATION



7Z82678

Fig. 9 Two HEF4534B ICs connected for cascade operation. TC is HIGH for a single clock period when all five BCD decades go to zero. TC also goes HIGH when MR is applied.



7Z82679

Fig. 10 Forcing a decade to the O_n outputs. When the O_n outputs of a given decade are required, this configuration will lock-up the selected decade within four clock cycles. The select line feed back may be hardwired or switched.