

BCD TO 7-SEGMENT LATCH/DECODER/DRIVER



The HEF4543B is a BCD to 7-segment latch/decoder/driver for liquid crystal and LED displays. It has four address inputs (D_A to D_D), an active HIGH latch disable input (LD), an active HIGH blanking input (BI), an active HIGH phase input (PH) and seven buffered segment outputs (O_a to O_g).

The circuit provides the function of a 4-bit storage latch and an 8-4-2-1 BCD to 7-segment decoder/driver. It can invert the logic levels of the output combination. The phase (PH), blanking (BI) and latch disable (LD) inputs are used to reverse the function table phase, blank the display and store a BCD code, respectively.

For liquid crystal displays a square-wave is applied to PH and the electrical common back-plane of the display. The outputs of the device are directly connected to the segments of the liquid crystal.




Fig. 1 Functional diagram.




Fig. 2 Pinning diagram.

HEF4543BP : 16-lead-DIL; plastic (SOT-38Z).

HEF4543BD : 16-lead-DIL; ceramic (cerdip) (SOT-74).

HEF4543BT : 16-lead mini-pack; plastic (SO-16; SOT-109A).

PINNING

D_A to D_D address (data) inputs
 PH phase input (active HIGH)
 BI blanking input (active HIGH)
 LD latch disable input (active HIGH)
 O_a to O_g segment outputs





Fig. 3 Segment designation.

FAMILY DATA

I_{DD} LIMITS category MSI

see Family Specifications



7274576

Fig. 4 Logic diagram.

FUNCTION TABLE

inputs							outputs							display
LD	BI	PH *	D _D	D _C	D _B	D _A	O _a	O _b	O _c	O _d	O _e	O _f	O _g	
X	H	L	X	X	X	X	L	L	L	L	L	L	L	blank
H	L	L	L	L	L	L	H	H	H	H	H	H	L	0
H	L	L	L	L	L	H	L	H	H	L	L	L	L	1
H	L	L	L	L	H	L	H	H	L	H	H	L	H	2
H	L	L	L	L	H	H	H	H	H	H	L	L	H	3
H	L	L	L	H	L	L	L	H	H	L	L	H	H	4
H	L	L	L	H	L	H	H	L	H	H	L	H	H	5
H	L	L	L	H	H	L	H	L	H	H	H	H	H	6
H	L	L	L	H	H	H	H	H	H	L	L	L	L	7
H	L	L	H	L	L	L	H	H	H	H	H	H	H	8
H	L	L	H	L	L	H	H	H	H	H	L	H	H	9
H	L	L	H	L	H	L	L	L	L	L	L	L	L	blank
H	L	L	H	L	H	H	L	L	L	L	L	L	L	blank
H	L	L	H	H	L	L	L	L	L	L	L	L	L	blank
H	L	L	H	H	H	L	L	L	L	L	L	L	L	blank
H	L	L	H	H	H	H	L	L	L	L	L	L	L	blank
L	L	L	X	X	X	X								* *
as above		H	as above				inverse of above							as above

H = HIGH state (the more positive voltage)

L = LOW state (the less positive voltage)


X = state is immaterial

* For liquid crystal displays, apply a square-wave to PH.

For common cathode LED displays, select PH = LOW.

For common anode LED displays, select PH = HIGH.

** Depends upon the BCD-code previously applied when LD = HIGH.



7272882

Fig. 5 Display.

A.C. CHARACTERISTICS

 $V_{SS} = 0\text{ V}$; $T_{amb} = 25\text{ }^{\circ}\text{C}$; $C_L = 50\text{ pF}$; input transition times $\leq 20\text{ ns}$

	V _{DD} V	symbol	min.	typ.	max.	typical extrapolation formula		
Propagation delays								
D _n → O _n	5	t _{PHL}		180	360	ns	153 ns + (0,55 ns/pF) C _L	
HIGH to LOW	10			75	150	ns	64 ns + (0,23 ns/pF) C _L	
	15			55	110	ns	47 ns + (0,16 ns/pF) C _L	
LOW to HIGH	5	t _{PLH}		180	360	ns	153 ns + (0,55 ns/pF) C _L	
	10			75	150	ns	64 ns + (0,23 ns/pF) C _L	
	15			55	110	ns	47 ns + (0,16 ns/pF) C _L	
LD → O _n	5	t _{PHL}		170	340	ns	143 ns + (0,55 ns/pF) C _L	
HIGH to LOW	10			80	160	ns	69 ns + (0,23 ns/pF) C _L	
	15			60	120	ns	52 ns + (0,16 ns/pF) C _L	
LOW to HIGH	5	t _{PLH}		190	380	ns	163 ns + (0,55 ns/pF) C _L	
	10			80	160	ns	69 ns + (0,23 ns/pF) C _L	
	15			60	120	ns	52 ns + (0,16 ns/pF) C _L	
BI → O _n	5	t _{PHL}		145	290	ns	118 ns + (0,55 ns/pF) C _L	
HIGH to LOW	10			65	130	ns	54 ns + (0,23 ns/pF) C _L	
	15			45	90	ns	37 ns + (0,16 ns/pF) C _L	
LOW to HIGH	5	t _{PLH}		125	250	ns	98 ns + (0,55 ns/pF) C _L	
	10			55	110	ns	54 ns + (0,23 ns/pF) C _L	
	15			40	80	ns	32 ns + (0,16 ns/pF) C _L	
Output transition times	5	t _{THL}		60	120	ns	10 ns + (1,0 ns/pF) C _L	
HIGH to LOW	10			30	60	ns	9 ns + (0,42 ns/pF) C _L	
	15			20	40	ns	6 ns + (0,28 ns/pF) C _L	
LOW to HIGH	5	t _{TLH}		60	120	ns	10 ns + (1,0 ns/pF) C _L	
	10			30	60	ns	9 ns + (0,42 ns/pF) C _L	
	15			20	40	ns	6 ns + (0,28 ns/pF) C _L	
Minimum LD pulse width; HIGH	5	t _{WLDH}	60	30		ns		
	10			30	15		ns	
	15			20	10		ns	
Set-up time	5	t _{su}	40	20		ns		
D _n → LD	10			20	5		ns	
	15			15	0		ns	
Hold time	5	t _{hold}	0	−15		ns		
D _n → LD	10			15	0		ns	
	15			20	5		ns	

	V_{DD} V	typical formula for P (μW)	where f_i = input freq. (MHz) f_o = output freq. (MHz) C_L = load capacitance (pF) $\Sigma(f_o C_L)$ = sum of outputs V_{DD} = supply voltage (V)
Dynamic power dissipation per package (P)	5	$2\,200 f_i + \Sigma(f_o C_L) \times V_{DD}^2$	
	10	$10\,400 f_i + \Sigma(f_o C_L) \times V_{DD}^2$	
	15	$33\,000 f_i + \Sigma(f_o C_L) \times V_{DD}^2$	