



## DUAL 1-OF-4 DECODER/DEMULITPLEXER

The HEF4556B is a dual 1-of-4 decoder/demultiplexer. Each has two address inputs ( $A_0$  and  $A_1$ ), an active LOW enable input ( $\bar{E}$ ) and four mutually exclusive outputs which are active LOW ( $\bar{O}_0$  to  $\bar{O}_3$ ). When used as a decoder,  $\bar{E}$  when HIGH, forces  $\bar{O}_0$  to  $\bar{O}_3$  HIGH. When used as a demultiplexer, the appropriate output is selected by the information on  $A_0$  and  $A_1$  with  $\bar{E}$  as data input. All unselected outputs are HIGH.




Fig. 1 Functional diagram.

## PINNING

- $\bar{E}$  enable inputs (active LOW)
- $A_0$  and  $A_1$  address inputs
- $\bar{O}_0$  to  $\bar{O}_3$  outputs (active LOW)




Fig. 2 Pinning diagram.

HEF4556BP : 16-lead DIL; plastic (SOT-38Z).  
 HEF4556BD: 16-lead DIL; ceramic (cerdip) (SOT-74).  
 HEF4556BT : 16-lead mini-pack; plastic (SO-16; SOT-109A).

## FAMILY DATA

IDD LIMITS category MSI

see Family Specifications



Products approved to CECC 90 104-085.

May 1983

637




Fig. 3 Logic diagram (one decoder/multiplexer).

**TRUTH TABLE**

inputs			outputs			
Ē	A <sub>0</sub>	A <sub>1</sub>	Ō <sub>0</sub>	Ō <sub>1</sub>	Ō <sub>2</sub>	Ō <sub>3</sub>
L	L	L	L	H	H	H
L	H	L	H	L	H	H
L	L	H	H	H	L	H
L	H	H	H	H	H	L
H	X	X	H	H	H	H

H = HIGH state (the more positive voltage)

L = LOW state (the less positive voltage)

X = state is immaterial

**A.C. CHARACTERISTICS** $V_{SS} = 0 \text{ V}$ ;  $T_{amb} = 25^\circ\text{C}$ ;  $C_L = 50 \text{ pF}$ ; input transition times  $\leq 20 \text{ ns}$ 

	$V_{DD}$ V	symbol	min.	typ.	max.	typical extrapolation formula
<b>Propagation delays</b>						
$A_n \rightarrow \bar{O}_n$ HIGH to LOW	5		130	255	ns	$103 \text{ ns} + (0,55 \text{ ns/pF}) C_L$
	10	tPHL	50	100	ns	$39 \text{ ns} + (0,23 \text{ ns/pF}) C_L$
	15		35	65	ns	$27 \text{ ns} + (0,16 \text{ ns/pF}) C_L$
$\bar{E}_n \rightarrow \bar{O}_n$ LOW to HIGH	5		105	210	ns	$78 \text{ ns} + (0,55 \text{ ns/pF}) C_L$
	10	tPLH	40	85	ns	$29 \text{ ns} + (0,23 \text{ ns/pF}) C_L$
	15		30	60	ns	$22 \text{ ns} + (0,16 \text{ ns/pF}) C_L$
$\bar{E}_n \rightarrow \bar{O}_n$ HIGH to LOW	5		120	240	ns	$93 \text{ ns} + (0,55 \text{ ns/pF}) C_L$
	10	tPHL	45	90	ns	$34 \text{ ns} + (0,23 \text{ ns/pF}) C_L$
	15		30	60	ns	$22 \text{ ns} + (0,16 \text{ ns/pF}) C_L$
$\bar{E}_n \rightarrow \bar{O}_n$ LOW to HIGH	5		105	205	ns	$78 \text{ ns} + (0,55 \text{ ns/pF}) C_L$
	10	tPLH	40	80	ns	$29 \text{ ns} + (0,23 \text{ ns/pF}) C_L$
	15		30	60	ns	$22 \text{ ns} + (0,16 \text{ ns/pF}) C_L$
<b>Output transition times</b>						
HIGH to LOW	5		60	120	ns	$10 \text{ ns} + (1,0 \text{ ns/pF}) C_L$
	10	tTHL	30	60	ns	$9 \text{ ns} + (0,42 \text{ ns/pF}) C_L$
	15		20	40	ns	$6 \text{ ns} + (0,28 \text{ ns/pF}) C_L$
LOW to HIGH	5		60	120	ns	$10 \text{ ns} + (1,0 \text{ ns/pF}) C_L$
	10	tTLH	30	60	ns	$9 \text{ ns} + (0,42 \text{ ns/pF}) C_L$
	15		20	40	ns	$6 \text{ ns} + (0,28 \text{ ns/pF}) C_L$

	$V_{DD}$ V	typical formula for P ( $\mu\text{W}$ )	where
Dynamic power dissipation per package (P)	5 10 15	$4400 f_i + \Sigma(f_o C_L) \times V_{DD}^2$ $18\,000 f_i + \Sigma(f_o C_L) \times V_{DD}^2$ $43\,300 f_i + \Sigma(f_o C_L) \times V_{DD}^2$	$f_i = \text{input freq. (MHz)}$ $f_o = \text{output freq. (MHz)}$ $C_L = \text{load capacitance (pF)}$ $\Sigma(f_o C_L) = \text{sum of outputs}$ $V_{DD} = \text{supply voltage (V)}$

**APPLICATION INFORMATION**

Some examples of applications for the HEF4556B are:

- Code conversion.
- Address decoding.
- Demultiplexing: when using the enable input as data input.