



4-BIT MAGNITUDE COMPARATOR

The HEF4585B is a 4-bit magnitude comparator which compares two 4-bit words (A and B), whether they are 'less than', 'equal to', or 'greater than'. Each word has four parallel inputs (A_0 to A_3 and B_0 to B_3); A_3 and B_3 being the most significant inputs. Three outputs are provided; A greater than B ($O_A > B$), A less than B ($O_A < B$) and A equal to B ($O_A = B$). Three expander inputs ($I_A > B$, $I_A < B$ and $I_A = B$) allow cascading of the devices without external gates.

For proper compare operation the expander inputs to the least significant position must be connected as follows: $I_A = B = I_A > B = \text{HIGH}$, $I_A < B = \text{LOW}$. For words greater than 4-bits, units can be cascaded by connecting outputs $O_A < B$ and $O_A = B$ to the corresponding inputs of the next significant comparator (input $I_A > B$ is connected to a HIGH).

Operation is not restricted to binary codes, the devices will work with any monotonic code. The function table describes the operation of the device under all possible logic conditions.




Fig. 1 Functional diagram.



Fig. 2 Pinning diagram.

HEF4585BP : 16-lead DIL; plastic (SOT-38Z).
HEF4585BD : 16-lead DIL; ceramic (cerdip) (SOT-74).
HEF4585BT : 16-lead mini-pack; plastic (SO-16; SOT-109A).


PINNING

A_0 to A_3	word A parallel inputs
B_0 to B_3	word B parallel inputs
$I_A > B$, $I_A < B$, $I_A = B$	expander inputs
$O_A > B$	A greater than B output
$O_A < B$	A less than B output
$O_A = B$	A equal to B output

FAMILY DATA

I_{DD} LIMITS category MSI

see Family Specifications



7274596.1

Fig. 3 Logic diagram.

FUNCTION TABLE

comparing inputs				cascading inputs			outputs		
A ₃ , B ₃	A ₂ , B ₂	A ₁ , B ₁	A ₀ , B ₀	I _A > B	I _A < B	I _A = B	O _A > B	O _A < B	O _A = B
A ₃ > B ₃	X	X	X	H	X	X	H	L	L
A ₃ < B ₃	X	X	X	X	X	X	L	H	L
A ₃ = B ₃	A ₂ > B ₂	X	X	H	X	X	H	L	L
A ₃ = B ₃	A ₂ < B ₂	X	X	X	X	X	L	H	L
A ₃ = B ₃	A ₂ = B ₂	A ₁ > B ₁	X	H	X	X	H	L	L
A ₃ = B ₃	A ₂ = B ₂	A ₁ < B ₁	X	X	X	X	L	H	L
A ₃ = B ₃	A ₂ = B ₂	A ₁ = B ₁	A ₀ > B ₀	H	X	X	H	L	L
A ₃ = B ₃	A ₂ = B ₂	A ₁ = B ₁	A ₀ < B ₀	X	X	X	L	H	L
A ₃ = B ₃	A ₂ = B ₂	A ₁ = B ₁	A ₀ = B ₀	X	L	H	L	L	H
A ₃ = B ₃	A ₂ = B ₂	A ₁ = B ₁	A ₀ = B ₀	H	L	L	H	L	L
A ₃ = B ₃	A ₂ = B ₂	A ₁ = B ₁	A ₀ = B ₀	X	H	L	L	H	L
A ₃ = B ₃	A ₂ = B ₂	A ₁ = B ₁	A ₀ = B ₀	X	H	H	L	H	H
A ₃ = B ₃	A ₂ = B ₂	A ₁ = B ₁	A ₀ = B ₀	L	L	L	L	L	L

H = HIGH state (the more positive voltage)

L = LOW state (the less positive voltage)

X = state is immaterial

The upper 11 lines describe the normal operation under all conditions that will occur in a single device or in a serial expansion scheme.

The lower 2 lines describe the operation under abnormal conditions on the cascading inputs. These conditions occur when the parallel expansion technique is used.

A.C. CHARACTERISTICS

$V_{SS} = 0\text{ V}$; $T_{amb} = 25\text{ }^{\circ}\text{C}$; $C_L = 50\text{ pF}$; input transition times $\leq 20\text{ ns}$

	V_{DD} V	symbol	min.	typ.	max.	typical extrapolation formula
Propagation delays $A_n, B_n \rightarrow O_n$ HIGH to LOW	5	t _{PHL}		160	320 ns	133 ns + (0,55 ns/pF) C_L
	10			65	130 ns	54 ns + (0,23 ns/pF) C_L
	15			45	90 ns	37 ns + (0,16 ns/pF) C_L
	5	t _{PLH}		150	300 ns	123 ns + (0,55 ns/pF) C_L
	10			60	120 ns	49 ns + (0,23 ns/pF) C_L
	15			45	90 ns	37 ns + (0,16 ns/pF) C_L
	5	t _{PHL}		110	220 ns	83 ns + (0,55 ns/pF) C_L
	10			45	90 ns	34 ns + (0,23 ns/pF) C_L
	15			30	60 ns	22 ns + (0,16 ns/pF) C_L
LOW to HIGH	5	t _{PLH}		120	240 ns	93 ns + (0,55 ns/pF) C_L
	10			50	100 ns	39 ns + (0,23 ns/pF) C_L
	15			35	70 ns	27 ns + (0,16 ns/pF) C_L
Output transition times HIGH to LOW	5	t _{THL}		60	120 ns	10 ns + (1,0 ns/pF) C_L
	10			30	60 ns	9 ns + (0,42 ns/pF) C_L
	15			20	40 ns	6 ns + (0,28 ns/pF) C_L
	5	t _{TLH}		60	120 ns	10 ns + (1,0 ns/pF) C_L
	10			30	60 ns	9 ns + (0,42 ns/pF) C_L
	15			20	40 ns	6 ns + (0,28 ns/pF) C_L
LOW to HIGH	5	t _{TLH}		60	120 ns	10 ns + (1,0 ns/pF) C_L
	10			30	60 ns	9 ns + (0,42 ns/pF) C_L
	15			20	40 ns	6 ns + (0,28 ns/pF) C_L

	V_{DD} V	typical formula for P (μW)	where f_i = input freq. (MHz) f_o = output freq. (MHz) C_L = load capacitance (pF) $\Sigma(f_o C_L)$ = sum of outputs V_{DD} = supply voltage (V)
Dynamic power dissipation per package (P)	5	$1250 f_i + \Sigma(f_o C_L) \times V_{DD}^2$	
	10	$5500 f_i + \Sigma(f_o C_L) \times V_{DD}^2$	
	15	$15\,000 f_i + \Sigma(f_o C_L) \times V_{DD}^2$	

APPLICATION INFORMATION

Some examples of applications for the HEF4585B are:

- Process controllers.
- Servo-motor control.




Fig. 4 Example of cascading comparators.