

HI1172

# 6-Bit, 20 MSPS, Video A/D Converter (CMOS)

August 1997

# Features • Resolution 6-Bit • Maximum Sampling Frequency 20 MSPS • Low Power Consumption at 20 MSPS (Typ) (Reference Current Excluded) 40mW • Built-In Sample and Hold Circuit Three-State TTL Compatible Output • Power Supply 5V Single • Low Input Capacitance 4pF • Reference Impedance 250Ω (Typ)

### Description

HI1172 is a 6-bit, CMOS A/D converter for video use. The adoption of a 2-step parallel conversion achieves speeds of 20 MSPS minimum, 35 MSPS typical.

#### Ordering Information


PART NUMBER	TEMP. RANGE ( <sup>O</sup> C)	PACKAGE	PKG. NO.	
HI1172JCP	-20 to 75	16 Ld PDIP	E16.3A-S	
HI1172JCB	-20 to 75	16 Ld SOIC	M16.2-S	


#### **Applications**

- · Video Digitizing
- · Wireless Communications

#### **Pinout**

HI1172 (PDIP, SOIC) TOP VIEW





# Pin Descriptions

NUMBER	SYMBOL	EQUIVALENT CIRCUIT	DESCRIPTION
1 to 6	D0 to D5		D0 (LSB) to D5 (MSB) Output.
7	CLK	7 DV <sub>DD</sub>	Clock Input.
8	DV <sub>SS</sub>		Digital GND.
9, 15	$DV_DD$		Digital +5V.
10, 14	AV <sub>DD</sub>		Analog +5V.
11	V <sub>RT</sub>	φ AV <sub>DD</sub>	Reference Voltage (Top).
13	V <sub>RB</sub>	11 TO AV <sub>SS</sub>	Reference Voltage (Bottom).
12	V <sub>IN</sub>	AV <sub>DD</sub> AV <sub>DD</sub> AV <sub>SS</sub>	Analog Input.
16	AV <sub>SS</sub>		Analog GND.

# **Absolute Maximum Ratings** $T_A = 25^{\circ}C$

Supply Voltage (V <sub>DD</sub> )	7V
Reference Voltage (V <sub>RT</sub> , V <sub>RB</sub> )	$V_{DD}$ to $V_{SS}$
Analog Input Voltage (V <sub>IN</sub> )	$V_{DD}$ to $V_{SS}$
Digital Input Voltage (CLK)	$V_{DD}$ to $V_{SS}$
Digital Output Voltage (V <sub>OH</sub> , V <sub>OL</sub> )	$V_{DD}$ to $V_{SS}$

#### **Operating Conditions**

Supply Voltage Range, AV $_{DD}$ , AV $_{SS}$ 4.75V to 5.25V Reference Voltage, DV $_{DD}$ , DV $_{SS}$
V <sub>RT</sub>
V <sub>BB</sub>
V <sub>RT</sub> - V <sub>BB</sub>
Analog Input Voltage ( $V_{IN}$ ) $V_{RB}$ to $V_{RT}$ Clock Pulse Width
t <sub>PW1</sub>
t <sub>PW0</sub>
•

#### **Thermal Information**

Thermal Resistance (Typical, Note 1)	$\theta_{JA}$ (°C/W)
SOIC Package	120
PDIP Package	94
Maximum Junction Temperature (Plastic Package)	
Maximum Storage Temperature Range65	5°C to 150°C
Maximum Lead Temperature (Soldering 10s)	
(SOIC - Lead Tips Only)	

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

#### NOTE:

1.  $\theta_{\mbox{\scriptsize JA}}$  is measured with the component mounted on an evaluation PC board in free air.

# **Electrical Specifications** $V_{DD} = +5V$ , $V_{RB} = 1V$ , $V_{RT} = 2V$ , $T_A = 25^{\circ}C$

PARAMETER	SYMBOL	TEST	MIN	TYP	MAX	UNITS	
Conversion Speed, f <sub>C</sub>	f <sub>C</sub>	V <sub>IN</sub> = 1V to 2V f <sub>IN</sub> = 1kHz Ran	0.5	-	20	MSPS	
Integral Non-Linearity	EL	$f_C = 20 MSPS$ $V_{IN} = 1V to 2V$	-	±0.3	±0.5	LSB	
Differential Non-Linearity	E <sub>D</sub>	f <sub>C</sub> = 20 MSPS V <sub>IN</sub> = 1V to 2V	-	±0.3	±0.5	LSB	
Supply Current	l <sub>DD</sub>	f <sub>C</sub> = 20 MSPS NTSC Ramp W	-	7	12	mA	
Reference Pin Current	I <sub>REF</sub>			3	4	5.7	mA
Analog Input (-1dB)	BW			-	18	-	MHz
Analog Input Capacitance	C <sub>IN</sub>	V <sub>IN</sub> = 1.5V + 0	-	4	-	pF	
Reference Resistance (V <sub>RT</sub> to V <sub>RB</sub> )	R <sub>REF</sub>			175	250	325	Ω
Offset Voltage	E <sub>OT</sub>			0	-20	-40	mV
	E <sub>OB</sub>	1		15	35	55	mV
Digital Input Voltage	V <sub>IH</sub>			4.0	-	-	٧
	V <sub>IL</sub>	1		-	-	1.0	٧
Digital Input Current	lін	V <sub>DD</sub> = Max	$V_{DD} = Max$ $V_{IH} = V_{DD}$		-	5	μΑ
	կլ		V <sub>IL</sub> = 0V	-	-	5	μΑ
Digital Output Current	I <sub>OH</sub>	V <sub>DD</sub> = Min	$V_{OH} = V_{DD} = 0.5V$	-1.1	-	-	mA
	l <sub>OL</sub>		V <sub>OL</sub> = 0.4V	3.7	-	-	mA
Output Data Delay	T <sub>DL</sub>	With TTL 1 Gate and 10pF Load		-	18	30	ns
Differential Gain Error	DG	NTSC 40 IRE Mod		-	1.0	-	%
Differential Phase Error	DP	Ramp, f <sub>C</sub> = 14.3 MSPS		-	1.0	-	deg
Aperture Jitter	t <sub>AJ</sub>			-	40	-	ps
Sampling Delay	t <sub>SD</sub>			-	4	-	ns

# Test Circuits




FIGURE 1. INTEGRAL NON-LINEARITY ERROR, DIFFERENTIAL NON-LINEARITY, OFFSET VOLTAGE




FIGURE 2. MAXIMUM OPERATIONAL SPEED, DIFFERENTIAL GAIN ERROR, DIFFERENTIAL PHASE ERROR





FIGURE 3. DIGITAL OUTPUT CURRENT TEST CIRCUIT



#### Digital Output

Compatibility between analog input voltage and the digital output code is indicated in the chart below.

INPUTSIGNAL		DIGITAL OUTPUT CODE					
VOLTAGE	STEP	MSB					LSB
V <sub>RT</sub>	0	1	1	1	1	1	1
•	•				•		
•	•			4	•		
•	•		•				
•	31	1	0	0	0	0	1
•	32	0	1	1	1	1	1
•	•						
•	•						
	•						
$V_{ m RB}$	63	0	0	0	0	0	0

#### **Operation** (See Block Diagram and Waveform)

The HI1172 is a 2-step parallel system A/D converter featuring a 3-bit upper comparators group and 2 lower comparators groups of 3-bit each. The reference voltage that is equal to the voltage between  $V_{RT}$ - $V_{RB}$ /8 is constantly applied to the upper 3-bit comparator block. Voltage that corresponded to the upper data is fed through the reference supply to the lower data.

This IC uses an offset cancel type comparator and operates synchronously with an external clock. It features the following operating modes which are respectively indicated on the timing chart with S, H, C symbols, i.e., input sampling (auto zero) mode, input hold mode and comparison mode.

The operation of respective parts is as indicated in the chart. Input voltage Vi (1) is sampled with the falling edge of the first clock by means of the upper comparator block and the lower comparator A block.

The upper comparators block finalizes comparison data MD (1) with the rising edge of the first clock. simultaneously the reference supply generates the lower reference voltage RV (1) that corresponded to the upper results. The lower comparator block finalizes comparison data LD (1) with the rising edge of the second clock. MD (1) and LD (1) are combined and output as Out (1) with the rising edge of the 3rd clock. Accordingly there is a 2.5 clock delay from the analog input sampling point to the digital data output.

#### Notes On Operation

- V<sub>DD</sub>, V<sub>SS</sub> To reduce noise effects, separate the analog and digital systems close to the device. For both the digital and analog V<sub>DD</sub> pins, use a ceramic capacitor of about 0.1μF set as close as possible to the pin to bypass to the respective GNDs.
- Analog Input Compared with a flash type A/D converter, the input capacitance of the analog input is rather small. However it is necessary to drive with an amplifier featuring sufficient bandwidth and drive capability. When driving with an amplifier of low output impedance, parasitic oscillation may occur. That may be prevented by inserting a resistance of about 100Ω in series between the amplifier output and A/D input.
- Clock Input The clock line wiring should be as short as possible. Also, to avoid any interference with other signals, separate it from the other circuits.
- Reference Input Voltage between  $V_{RT}$  to  $V_{RB}$  is compatible with the dynamic range of the analog input. By bypassing  $V_{RT}$  and  $V_{RB}$  pins to GND with a capacitor of about 0.1 $\mu$ F, stable characteristics are obtained.
- Timing Analog input is sampled with the falling edge of CLK and output as digital data with a delay of 2.5 clocks and with the following rising edge. The delay from the clock rising edge to the data output is about 18ns.
- About Latch Up It is necessary that AV<sub>DD</sub> and DV<sub>DD</sub> pins to be the common source of power supply. This is to avoid latch up due to the voltage difference between AV<sub>DD</sub> and DV<sub>DD</sub> pins when power is ON.