

HI1177

# 8-Bit, 40 MSPS, 2-Channel D/A Converter

August 1997

# Features • Resolution 8-Bit • Maximum Conversion Speed 40MHz • YC 2-Channel Input/Output • Differential Linearity Error ± 0.3 LSB • Low Power Consumption 160mW (200Ω Load for 2V<sub>P-P</sub> Output) • Power Supply +5V Single • Power-Down Mode • Low Glitch Noise • Direct Replacment for Sony CXD1177

#### Description

The HI1177 is a dual 8-bit CMOS digital-to-analog converter. It has input/output equivalent to 2 channels of Y and C for video use or I and Q for modulators.

The HI1177 is available in the industrial temperature range and is supplied in a 32 lead plastic metric quad flatpack (MQFP) package.


#### Ordering Information

PART NUMBER	TEMP. RANGE (°C)	PACKAGE	PKG. NO.	
HI1177JCQ -40 to 85		32 Ld MQFP	Q32.7x7-S	


#### **Applications**

- I/Q Modulation
- YC Video
- Digital TV
- · Wireless Transmitters

#### **Pinout**



# Functional Block Diagram



## Pin Descriptions

NUMBER	SYMBOL	EQUIVALENT CIRCUIT	DESCRIPTION
1 to 8	Y0 to Y7	φ DV <sub>DD</sub>	Digital Input.
9 to 16	C0 to C7	10 DV <sub>SS</sub>	
17	BLK	17 DV <sub>DD</sub> DV <sub>SS</sub>	Blanking pin. No signal at "H" (Output 0V). Output condition at "L".

# Pin Descriptions (Continued)

NUMBER	SYMBOL	EQUIVALENT CIRCUIT	DESCRIPTION		
22 V <sub>B</sub>		DV <sub>DD</sub> DV	Connect a capacitor of about 0.1μF.		
19	YCK	φ DV <sub>DD</sub>	Clock pin. Moreover all input pins are		
20	CLK		TTL-CMOS compatible.		
21	DV <sub>SS</sub>		Digital GND.		
23	AV <sub>SS</sub>		Analog GND.		
18	CE	18 DV <sub>SS</sub>	Chip enable pin. No signal (Output 0V at "H" and minimizes power consumption.		
24	I <sub>REF</sub>	AV <sub>DD</sub> Q AV <sub>DD</sub>	Connect a resistance 16 times "16R" that of output resistance value "R".		
25	$V_{REF}$		Set full scale output value.		
30	V <sub>G</sub> AV <sub>DD</sub>	AV <sub>DD</sub> AV <sub>SS</sub> AV <sub>DD</sub> AV <sub>DD</sub> AV <sub>SS</sub>	Connect a capacitor of about $0.1\mu F$ . Analog $V_{DD}$ .		
27	co	AV <sub>DD</sub> φ	Current output pin. Voltage output can		
29	YO	<b> </b>	be obtained by connecting a resistance		
26	CO		Inverted current output pin. Normally dropped to analog GND.		
28	YO	27 AV <sub>SS</sub> AV <sub>DD</sub> AV <sub>SS</sub>	GIOPPEO IO GIIGIOGI GIND.		

#### **Absolute Maximum Ratings** $T_A = 25^{\circ}C$

# 

#### **Operating Conditions**

Supply Voltage	
AV <sub>DD</sub> , AV <sub>SS</sub>	5V
DV <sub>DD</sub> , DV <sub>SS</sub> 4.75V to 5.25	5V
Reference Input Voltage, V <sub>REF</sub> 2.0	٥V
Clock Pulse Width	
t <sub>PW1</sub>	in)
t <sub>PW0</sub>	in)
Temperature Range, T <sub>OPR</sub> 40°C to 85°	C,C

#### **Thermal Information**

Thermal Resistance (Typical, Note 7)	θ <sub>JA</sub> (ºC/W)
MQFP Package	122
Maximum Junction Temperature (Plastic Package)	150 <sup>o</sup> C
Maximum Storage Temperature Range	65°C to 150°C
Maximum Lead Temperature (Soldering 10s)	300°C
(MQFP - Lead Tips Only)	

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

#### NOTE:

2.  $\theta_{\mbox{\scriptsize JA}}$  is measured with the component mounted on an evaluation PC board in free air.

### $\textbf{Electrical Specifications} \quad \text{ } f_{CLK} = 40 \text{MHz}, \text{ } V_{DD} = 5 \text{V}, \text{ } R_{OUT} = 200 \Omega, \text{ } V_{REF} = 2.0 \text{V}, \text{ } T_A = 25 ^{0} \text{C}$

					PART NUMBER OR GRADE			
PARA	METER	SYMBOL	TEST CONDITIONS	OR NOTES	MIN	MIN TYP MAX		UNITS
Resolution		n			-	8	-	bit
Maximum Con	version Speed	fMAX			40	-	-	MHz
Linearity Error		EL			-2.5	-	2.5	LSB
Differential Line	earity Error	E <sub>D</sub>			-0.3	-	0.3	LSB
Full Scale Outp	out Voltage	V <sub>FS</sub>			1.9	2.0	2.2	٧
Full Scale Outp	out Ratio	F <sub>SR</sub>		Note 1	0	1.5	3	%
Full Scale Output Current		I <sub>FS</sub>			-	10	15	mA
Offset Output \	/oltage	Vos			-	-	1	mV
Power Supply	Power Supply Current		14.3MHz, at Color Bar Data Input		-	-	32	mA
Digital Input	High Level	ЧH			-	-	5	μΑ
Current	Low Level	I <sub>IL</sub>			-5	-	-	μΑ
Setup Time		ts			5	-	-	ns
Hold Time		t <sub>H</sub>			10	-	-	ns
Propagation Delay Time		t <sub>PD</sub>			-	10	-	ns
Glitch Energy		GE	$R_{OUT} = 75\Omega$		-	30	-	pV-s
Cross Talk		СТ	1MHz Sin Wave Output		-	57	-	dB

#### NOTE:

1. Full scale output ratio =  $\frac{\text{Full-scale voltage of channel}}{\text{Average of the full-scale voltage of the channels}} (-1) \times 100(\%).$ 

# I/O Correspondence Table (Output Full Scale Voltage: 2V)

	INPUT CODE							OUTPUT VOLTAGE
MS	В					LS	SB	
1	1	1	1	1	1	1	1	2.0V
			;	•				
1	0	0	0	0	0	0	0	1.0V
:								
0	0	0	0	0	0	0	0	0V

# 

FIGURE 1.

## Test Circuits





FIGURE 2. MAXIMUM CONVERSION



# Test Circuits (Continued)




FIGURE 6. PROPAGATION DELAY TIME

# Typical Performance Curves




FIGURE 7. OUTPUT FULL SCALE VOLTAGE vs REFERENCE VOLTAGE




FIGURE 8. GLITCH ENERGY vs OUTPUT RESISTANCE




FIGURE 9. OUTPUT FULL SCALE VOLTAGE VS AMBIENT TEMPERATURE





FIGURE 10. CROSSTALK vs OUTPUT FREQUENCY

#### **Application Circuit**



NOTE: Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.

FIGURE 11.

#### Operation

- · How to select the output resistance:
  - The HI1177 is a D/A converter of the current output type. To obtain the output voltage connect the resistance to IO pin (Y0, C0). For specifications we have:

Output full scale voltage  $V_{FS}$  = less than 2V Output full scale current  $I_{FS}$  = less than 15mA

- Calculate the output resistance value from the relation of VFS = IFS X R. Also, 16 times resistance of the output resistance is connected to reference current pin IREF. In some cases, however, this turns out to be a value that does not actually exist. In such a case a value close to it can be used as a substitute. Here please note that VFS becomes VFS = VREF X 16R/R'. R is the resistance connected to IO while R' is connected to IREF. Increasing the resistance value can curb power consumption. On the other hand glitch energy and data settling time will inversely increase. Set the most suitable value according to the desired application.

- · Phase relation between data and clock:
  - To obtain the expected performance as a D/A converter, it is necessary to set properly the phase relation between data and clock applied from the exterior. Be sure to satisfy the provisions of the set up time (t<sub>S</sub>) and hold time (t<sub>H</sub>) as stipulated in the Electrical Characteristics.
- V<sub>DD</sub>, V<sub>SS</sub>:
  - To reduce noise effects separate analog and digital systems in the device periphery. For  $V_{DD}$  pins, both digital and analog, bypass respective GNDs by using a ceramic capacitor of about  $0.1\mu F$ , as close as possible to the pin.