

HM-6642

T-46-13-25

January 1992

512 x 8 CMOS PROM

Features

- Low Power Standby and Operating Power - ICCSB100μA
- Fast Access Time...... 120/200ns
- Industry Standard Pinout
- Single 5.0 Volt Supply
- CMOS/TTL Compatible Inputs
- Field Programmable
- Synchronous Operation
- On-Chip Address Latches
- Separate Output Enable

Description

The HM-6642 is a 512 x 8 CMOS NiCr fusible link Programmable Read Only Memory in the popular 24 pin, byte wide pinout. Synchronous circuit design techniques combine with CMOS processing to give this device high speed performance with very low power dissipation.

On-chip address latches are provided, allowing easy interfacing with recent generation microprocessors that use multiplexed addresss/data bus structures, such as the 8085. The output enable controls, both active low and active high, further simplify microprocessor system interfacing by allowing output data bus control independent of the chip enable control. The data output latches allow the use of the HM-6642 in high speed pipelined architecture systems, and also in synchronous logic replacement functions.

Applications for the HM-6642 CMOS PROM include low power handheld microprocessor based instrumentation and comunications systems, remote data acquisition and processing systems, processor control store, and synchronous logic replacement.

All bits are manufactured storing a logical "0" and can be selectively programmed for a logical "1" at any bit location.


Ordering Information

PACKAGE	TEMPERATURE RANGE	120ns	200ns
Ceramic DIP	-40°C to +85°C	HM1-6642B-9	HM1-6642-9
/883*	-55°C to +125°C	HM1-6642B/883	HM1-6642/883
SMD#		5962-8869002JA	5962-8869001JA
SLIM	-40°C to +85°C	HM6-6642B-9	HM6-6642-9
/883*	-55°C to +125°C	HM6-6642B/883	HM6-6642/883
SMD#		5962-8869002LA	5962-8869001LA
LCC	-40°C to +85°C	HM4-6642B-9	HM4-6642-9
/883*	-55°C to +125°C	HM4-6642B/883	HM4-6642/883
SMD#		5962-88690023A	5962-88690013A

^{*} Respective /883 specifications are included at the end of this datasheet.

Pinouts






 P should be hardwired to GND except during programming.

· 24 LEAD DIP 28 LEAD LCC TOP VIEW TOP VIEW A7 1 24 VCC A5 A7 NC A6 2 23 A8 A5 3 22 वा G2 A4 4 21 G2 A3 5 20 G3 ÁЗ G3 A2 6 19 E Ē A2 A1 7 18 P A1 A0 17 Q7 21 NC Q0 ΑO 16 Q6 Q1 10 15 NC Q5 20 **Q7** Q2 14 Q4 Q0 Q6 GND 13 Q3

Functional Diagram



ALL LINES POSITIVE LOGIC -ACTIVE HIGH THREE STATE BUFFERS:

A HIGH --- OUTPUT ACTIVE

DATA LATCHES:

L HIGH → Q = D Q LATCHES ON RISING EDGE OF E ADDRESS LATCHES AND GATED DECODERS: LATCH ON FALLING EDGE OF E GATE ON FALLING EDGE OF E

P SHOULD BE HARDWIRED TO GND EXCEPT DURING PROGRAMMING

Programming

Introduction

The HM-6642 is a 512 word by 8-bit field Programmable Read Only Memory utilizing nicrome fusible links as programmable memory elements. Selected memory locations are permanently changed from their manufactured state, of all low (VOL) to a logical high (VOH), by the controlled application of programming potentials and pulses. Careful adherence to the following programming specifications will result in high programming yield. Both high VCC (6.0V) and low VCC (4.0V) verify cycles are specified to assure the integrity of the programmed fuse. This programming specification, although complete, does not preclude rapid programming. The worst case programming time required is 37.4 seconds, and typical programming time can be approximately 4 seconds per device.

The chip (E) and output enable (G) are used during the programming procedure. On PROMs which have more than one output enable control G3 is to be used. The other output enables must be held in the active, or enabled, state throughout the entire programming sequence. The programmer designer is advised that all pins of the programmer's socket should be at ground potential when the PROM is inserted into the socket. VCC must be applied to the PROM before any input or output pin is allowed to rise* .

Overall Programming Procedure

- 1. The address of the first bit to be programmed is presented, and latched by the chip enable (\overline{E}) falling edge. The output is disabled by taking the output enable G Low: The programming pin is enabled by taking (P)
- 2. VCC is raised to the programming voltage level, 12.5V.
- 3. All data output pins are pulled up to VCC program. Then the data output pin corresponding to the bit to be programmed is pulled low for 100ms. Only one bit should be programmed at a time.
- 4. The data output pin is returned to VCC, and the VCC pin is returned to 6.0V.
- 5. The address of the bit is again presented, and latched by a second chip enable falling edge.

- 6. The data outputs are enabled, and read, to verify that the bit was successfully programmed.
 - a). If verified, the next bit to be programmed is addressed and programmed.
 - b). If not verified, the programs verify sequence is repeated up to 8 times total.
- 7. After all bits to be programmed have been verified at 6.0V, the VCC is lowered to 4.0V and all bits are verified.
 - a). If all bits verify, the device is properly programmed.
 - b). If any bit fails to verify, the device is rejected.

Programming System Requirements

- 1. The power supply for the device to be programmed must be able to be set to three voltages: 4.0V, 6.0V, 12.5V. This supply must be able to supply 500mA average, and 1A dynamic, currents to the PROM during programming. The power supply rise fall times when switching between voltages must be no quicker than 1ms.
- 2. The address drivers must be able to supply a VIH of 4.0V and 6.0V and VIL when the system is at programming voltages.*
- 3. The control input buffers must be able to maintain input voltage levels of ≥ 70% and ≤ 20% VCC for VIH and VIL levels, respectively. Notice that chip enable (E) and G does not require a pull up to programming voltage levels. The program control (P) must switch from ground to VIH and from VIH to the VCC PGM level.*
- 4. The data input buffers must be able to sink up to 3mA from the PROM's output pins without rising more than 0.7V above ground, be able to hold the other outputs high with a current source capability of 0.5mA to 2.0mA, and not interfere with the reading and verifying of the data output of the PROM. Notice that a bit to be programmed is changed from a low state (VOL) to high (VOH) by pulling low on the output pin. A suggested implementation is open collector TTL buffers (or inverters) with 4.7kΩ pull up resistors to VCC.
- Never allow any input or output pin to rise more than 0.3V above VCC, or fall more than 0.3V below ground.

HM-6642

T-46-13-25


Background Information HM-6642 Programming

PROGRAMMING SPECIFICATIONS

SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS
VCC PROG	Programming VCC	12.0	12.0	12.5	٧
VCCN	Operating VCC	4.5	5.5	5,5	٧
VCC LV	Special Verify VCC	4.0	•	6.0	٧
ICC	System ICC Capability	500	•	•	mA
ICC Peak	Transient ICC Capability	1.0	-	•	Α
PROM INPUT PI	NS				
VOL	Output Low Voltage (To PROM)	-0.3	GND	20% VCC	٧
VOH	Output High Voltage (To PROM)	70% VCC	VCC	VCC +0.3	٧
IOL	Output Sink Current (At VOL)	0.01	•	•	mA
ЮН	Output Source Current (At VOH)	0.01	•	•	mA
PROM DATA OU	TPUT PINS				
VOL	Output Low Voltage (To PROM)		GND	0.7	. V
VOH	VOH Output High Voltage (To PROM)		VCC	VCC +0.3	>
IOL	IOL Output Sink Current (At VOL)		-	1	mA
IOH .	IOH Output Source Current (At VOH)		1.0	2.0	mA
td Delay Time		1.0	1.0	-	μs
- tr	Rise Time	1.0	10.0	10.0	μs
tf	Fall Time	1.0	10.0	10.0	μs
TEHEL	Chip Enable Pulse Width	500	• .	-	ns
TAVEL	TAVEL Address Valid to Chip Enable Low Time		•		ns
TELQV	TELQV Chip Enable Low to Output Valid Time		-	500	ns
tpw	Programming Pulse Width	90	100	110	μs
tiP	Input Leakage at VCC = VCC PROG	-10	+1.0	10	μА
TA	Ambient Temperature	-	25	-	°C

CMOS MEMORY

HM-6642 POST PROGRAMMING VERIFY CYCLE



Specifications HM-6642

T-46-13-25

Absolute Maximum Ratings

Supply Voltage
input, Output or I/O Voltage GND-0.3V to VCC+0.3V
Storage Temperature Range65°C to +150°C
Junction Temperature
Lead Temperature (Soldering 10s)+300°C
Typical Derating Factor5mA/MHz Increase in ICCOP
ESD Classification

Reliability Information

	——————————————————————————————————————		
•	Thermal Resistance	θ_{ia}	θ _{ic} 20°C/W
•	Thermal Resistance Ceramic DIP Package	52°C/W	
;	Ceramic LCC Package	58°C/W	19°C/W
;	Maximum Package Power Dissipation at +	125°C	
;	Ceramic DIP Package		0.96W
•	Ceramic LCC Package		0.86W
ı	Gate Count		1680 Gates

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

Operating Conditions

DC Electrical Specifications $VCC = 5V \pm 1-\%$; $T_A = -40^{\circ}C$ to $+85^{\circ}C$ (HM-6642B-9, HM-6642-9)

• "	PARAMETER	LIMITS				
SYMBOL		MIN	MAX	UNITS	TEST CONDITIONS	
ICCSB	Standby Supply Current	•	100	μА	IO = 0, VI = VCC or GND, VCC = 5.5V	
ICCOP	Operating Supply Current (Note 3)	•	20	mA	f = 1MHz, IO = 0, VI = VCC or GND, VCC = 5.5V	
II	Input Leakage Current	-1.0	+1.0	μА	GND ≤ VI ≤ VCC, VCC = 5.5V	
IOZ -	Output Leakage Current	-1.0	+1.0	μΑ	GND ≤ VO ≤ VCC, VCC = 5.5V	
VIL	Input Low Voltage	-0.3	0.8	٧	VCC = 4.5V	
VIH	Input High Voltage	2.4	VCC + 0.3	V	VCC = 5.5V	
VOL	Output Low Voltage	•	0.4	٧	IOL = 3.2mA, VCC = 4.5V	
VOH1	Output High Voltage	2.4	-	V	IOH = -1.0mA, VCC = 4.5V	
VOH2	Output High Voltage (Note 2)	VCC - 1.0	-	V	IOH = -100μA, VCC = 4.5V	

AC Electrical Specifications

·			LIN	IITS				
		HM-6642B-9		HM-6642-9		1 1		
SYMBOL	PARAMETER	MIN	MAX	MIN	MAX	UNITS	TEST CONDITIONS	
(1) TELQV	Chip Enable Access Time	-	120	-	200	ns	Notes 1, 4	
(2) TAVQV	Address Access Time (TAVQV = TELQV + TAVEL)		140	-	220	ns	Notes 1, 4	
(3) TGVQV	Output Enable Access Time	-	50	•	150	ns	Notes 1, 4	
(4) TGVQX	Output Enable Time	5	50	5	150	ns	Notes 2, 4	
(5) TGXQZ	Output Disable Time	T -	50	-	150	ns	Notes 2, 4	
(6) TELEH	Chip Enable Pulse Negative Width	120	-	200	•	ns	Notes 1, 4	
(7) TELEL	Read Cycle Time	160		350		ns	Notes 1, 4	
(8) TEHEL	Chip Enable Pulse Positive Width	40	-	150	-	ns	Notes 1, 4	
(9) TAVEL	Address Setup Time	20	-	20	-	ns	Notes 1, 4	
(10) TELAX	Address Hold Time	25	-	60	-	ns	Notes 1, 4	

Capacitance T_A = +25°C


		LIMITS			
SYMBOL	PARAMETER	MIN	MAX	UNITS	TEST CONDITIONS
CI	Input Capacitance (Note 2)	•	10.0	pF	f = 1MHz, All Measurements Reference Device
со	Output Capacitance (Note 2)	•	12.0	pF	Ground

NOTES: 1. Input pulse levels: 0 to 3.0V; Input rise and fall times: 5ns (max); Input and output timing reference level: 1.5V; Output load: 1 TTL gate equivalent CL = 50pF (min) - for CL greater than 50pF, access time time is derated by 0.15ns per pF.

- 2. Tested at initial design and after major design changes.
- 3. Typical derating 5mA/MHz increase in ICCOP.
 4. VCC = 4.5V and 5.5V

Switching Waveform

READ CYCLE



* G has the same timing as \overline{G} except signal is inverted.

Test Load Circuit

