

---

# HM5118160BI Series

1048576-word × 16-bit Dynamic Random Access Memory

## HITACHI

ADE-203-580A (Z)  
Rev. 1.0  
May. 20, 1996

---

### Description

The Hitachi HM5118160BI is a CMOS dynamic RAM organized as 1,048,576-word × 16-bit. It employs the most advanced CMOS technology for high performance and low power. The HM5118160BI offers Fast Page Mode as a high speed access mode.

### Features

- Single 5 V ( $\pm 10\%$ )
- High speed
  - Access time: 60 ns/70 ns/80 ns (max)
- Low power dissipation
  - Active mode: 935 mW/825 mW/715 mW (max)
  - Standby mode : 11 mW (max)
    - : 0.83 mW (max) (L-version)
- Fast page mode capability
- Long refresh period
  - 1024 refresh cycles: 16 ms
    - : 128 ms (L-version)
- 4 variations of refresh
  - $\overline{\text{RAS}}$ -only refresh
  - $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh
  - Hidden refresh
  - Self refresh (L-version)
- 2 $\overline{\text{CAS}}$ -byte control
- Battery backup operation (L-version)

This specification is fully compatible with the 16-Mbit DRAM specifications from TEXAS INSTRUMENTS.

■ 4496203 0027209 718 ■

## **HM5118160BI Series**


### **Ordering Information**

Type No.	Access time	Package
HM5118160BJI-6	60 ns	400-mil 42-pin plastic SOJ (CP-42D)
HM5118160BJI-7	70 ns	
HM5118160BJI-8	80 ns	
HM5118160BLJI-6	60 ns	
HM5118160BLJI-7	70 ns	
HM5118160BLJI-8	80 ns	
HM5118160BTTI-6	60 ns	400-mil 50-pin plastic TSOP II (TTP-50/44DC)
HM5118160BTTI-7	70 ns	
HM5118160BTTI-8	80 ns	
HM5118160BLTTI-6	60 ns	
HM5118160BLTTI-7	70 ns	
HM5118160BLTTI-8	80 ns	

■ 4496203 0027210 43T ■

## HM5118160BI Series

### Pin Arrangement




### Pin Description

Pin name	Function
A0 to A9	Address input — Row/Refresh address — Column address
I/O0 to I/O15	Data input/Data output
RAS	Row address strobe
UCAS, LCAS	Column address strobe
WE	Read/Write enable
OE	Output enable
V <sub>cc</sub>	Power supply
V <sub>ss</sub>	Ground
NC	No connection

■ 4496203 0027211 376 ■

## HM5118160BI Series

### Block Diagram



■ 4496203 0027212 202 ■

## Truth Table

RAS	LCAS	UCAS	WE	OE	Output	Operation
H	D	D	D	D	Open	Standby
L	L	H	H	L	Valid	Lower byte
L	H	L	H	L	Valid	Upper byte
L	L	L	H	L	Valid	Word
L	L	H	L <sup>*2</sup>	D	Open	Lower byte
L	H	L	L <sup>*2</sup>	D	Open	Upper byte
L	L	L	L <sup>*2</sup>	D	Open	Word
L	L	H	L <sup>*2</sup>	H	Undefined	Lower byte
L	H	L	L <sup>*2</sup>	H	Undefined	Upper byte
L	L	L	L <sup>*2</sup>	H	Undefined	Word
L	L	H	H to L	L to H	Valid	Lower byte
L	H	L	H to L	L to H	Valid	Upper byte
L	L	L	H to L	L to H	Valid	Word
L	H	H	D	D	Open	Word
H to L	H	L	D	D	Open	Word
H to L	L	H	D	D	Open	Word
H to L	L	L	D	D	Open	Word
L	L	L	H	H	Open	Read cycle (Output disabled)

- Notes:
1. H: High (inactive) L: Low (active) D: H or L
  2.  $t_{wCS} \geq 0$  ns Early write cycle  
 $t_{wCS} < 0$  ns Delayed write cycle
  3. Mode is determined by the OR function of the UCAS and LCAS. (Mode is set by the earliest of UCAS and LCAS active edge and reset by the latest of UCAS and LCAS inactive edge.) However write OPERATION and output HIZ control are done independently by each UCAS, LCAS.  
ex. if RAS = H to L, UCAS = H, LCAS = L, then CAS-before-RAS refresh cycle is selected.

## HM5118160BI Series

### Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Voltage on any pin relative to $V_{ss}$	$V_T$	-1.0 to +7.0	V
Supply voltage relative to $V_{ss}$	$V_{cc}$	-1.0 to +7.0	V
Short circuit output current	$I_{out}$	50	mA
Power dissipation	$P_T$	1.0	W
Operating temperature	$T_{opr}$	-40 to +85	°C
Storage temperature	$T_{stg}$	-55 to +125	°C

### Recommended DC Operating Conditions ( $T_a = -40$ to $+85^\circ\text{C}$ )

Parameter	Symbol	Min	Typ	Max	Unit	Notes
Supply voltage	$V_{cc}$	4.5	5.0	5.5	V	1, 2
Input high voltage	$V_{IH}$	2.4	—	6.5	V	1
Input low voltage	$V_{IL}$	-1.0	—	0.8	V	1

- Notes:
1. All voltage referred to  $V_{ss}$
  2. The supply voltage with all  $V_{cc}$  pins must be on the same level. The supply voltage with all  $V_{ss}$  pins must be on the same level.

### DC Characteristics ( $T_a = -40$ to $+85^\circ\text{C}$ , $V_{cc} = 5 \text{ V} \pm 10\%$ , $V_{ss} = 0 \text{ V}$ )

HM5118160BI									
		-6	-7	-8					
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Test conditions
Operating current* <sup>1, *2</sup>	$I_{cc1}$	—	170	—	150	—	130	mA	$t_{RC} = \text{min}$
Standby current	$I_{cc2}$	—	2	—	2	—	2	mA	TTL interface $\overline{\text{RAS}}, \overline{\text{UCAS}}, \overline{\text{LCAS}} = V_{IH}$ $Dout = \text{High-Z}$
		—	1	—	1	—	1	mA	CMOS interface $\overline{\text{RAS}}, \overline{\text{UCAS}}, \overline{\text{LCAS}} \geq V_{cc} - 0.2 \text{ V}$ $Dout = \text{High-Z}$
Standby current (L-version)	$I_{cc2}$	—	150	—	150	—	150	$\mu\text{A}$	CMOS interface $\overline{\text{RAS}}, \overline{\text{UCAS}}, \overline{\text{LCAS}} \geq V_{cc} - 0.2 \text{ V}$ $Dout = \text{High-Z}$
RAS-only refresh current* <sup>2</sup>	$I_{cc3}$	—	170	—	150	—	130	mA	$t_{RC} = \text{min}$

■ 4496203 0027214 085 ■

## HM5118160BI Series

### DC Characteristics ( $T_a = -40$ to $+85^\circ\text{C}$ , $V_{CC} = 5 \text{ V} \pm 10\%$ , $V_{SS} = 0 \text{ V}$ ) (cont)

Parameter	Symbol	HM5118160BI						Test conditions	
		-6	-7	-8	Min	Max	Min	Max	
Standby current* <sup>1</sup>	$I_{CCS}$	—	5	—	5	—	5	mA	$\overline{RAS} = V_{IH}$ $\overline{UCAS}, \overline{LCAS} = V_{IL}$ Dout = enable
CAS-before-RAS refresh current	$I_{CC6}$	—	170	—	150	—	130	mA	$t_{RC} = \text{min}$
Fast page mode current* <sup>1, 3</sup>	$I_{CC7}$	—	170	—	150	—	130	mA	$t_{PC} = \text{min}$
Battery backup current* <sup>4</sup> (Standby with CBR refresh) (L-version)	$I_{CC10}$	—	500	—	500	—	500	$\mu\text{A}$	CMOS interface Dout = High-Z CBR refresh: $t_{RC} = 125 \mu\text{s}$ $t_{RAS} \leq 0.3 \mu\text{s}$
Self refresh mode current (L-version)	$I_{CC11}$	—	300	—	300	—	300	$\mu\text{A}$	CMOS interface $\overline{RAS}, \overline{UCAS}, \overline{LCAS} \leq 0.2 \text{ V}$ Dout = High-Z
Input leakage current	$I_U$	-10	10	-10	10	-10	10	$\mu\text{A}$	$0 \text{ V} \leq V_{in} \leq 7 \text{ V}$
Output leakage current	$I_O$	-10	10	-10	10	-10	10	$\mu\text{A}$	$0 \text{ V} \leq V_{out} \leq 7 \text{ V}$ Dout = disable
Output high voltage	$V_{OH}$	2.4	$V_{CC}$	2.4	$V_{CC}$	2.4	$V_{CC}$	V	High Iout = -5 mA
Output low voltage	$V_{OL}$	0	0.4	0	0.4	0	0.4	V	Low Iout = 4.2 mA

Notes: 1.  $I_{CC}$  depends on output load condition when the device is selected.  $I_{CC}$  max is specified at the output open condition.

2. Address can be changed once or less while  $\overline{RAS} = V_{IL}$ .

3. Address can be changed once or less while  $\overline{UCAS}$  and  $\overline{LCAS} = V_{IH}$ .

4.  $V_{IH} \geq V_{CC} - 0.2 \text{ V}$ ,  $0 \text{ V} \leq V_{IL} \leq 0.2 \text{ V}$ .

### Capacitance ( $T_a = 25^\circ\text{C}$ , $V_{CC} = 5 \text{ V} \pm 10\%$ )

Parameter	Symbol	Typ	Max	Unit	Notes
Input capacitance (Address)	$C_{I1}$	—	5	pF	1
Input capacitance (Clocks)	$C_{I2}$	—	7	pF	1
Output capacitance (Data-in, Data-out)	$C_{IO}$	—	7	pF	1, 2

Notes : 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2.  $\overline{UCAS}$  and  $\overline{LCAS} = V_{IH}$  to disable Dout.

## **HM5118160BI Series**

**AC Characteristics** ( $T_a = -40$  to  $+85^\circ\text{C}$ ,  $V_{CC} = 5 \text{ V} \pm 10\%$ ,  $V_{SS} = 0 \text{ V}$ )<sup>\*1, \*2, \*18, \*19, \*20</sup>

### **Test Conditions**

- Input rise and fall time: 5 ns
- Input timing reference levels: 0.8 V, 2.4 V
- Output timing reference levels: 0.4 V, 2.4 V
- Output load: 2 TTL gate +  $C_L$  (100 pF) (Including scope and jig)

### **Read, Write, Read-Modify-Write and Refresh Cycles (Common parameters)**

Parameter	Symbol	HM5118160BI							
		-6		-7		-8		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	$t_{RC}$	110	—	130	—	150	—	ns	
RAS precharge time	$t_{RP}$	40	—	50	—	60	—	ns	
CAS precharge time	$t_{CP}$	10	—	10	—	10	—	ns	
RAS pulse width	$t_{RAS}$	60	10000	70	10000	80	10000	ns	
CAS pulse width	$t_{CAS}$	15	10000	18	10000	20	10000	ns	
Row address setup time	$t_{ASR}$	0	—	0	—	0	—	ns	
Row address hold time	$t_{RAH}$	10	—	10	—	10	—	ns	
Column address setup time	$t_{ASC}$	0	—	0	—	0	—	ns	21
Column address hold time	$t_{CAH}$	10	—	15	—	15	—	ns	21
RAS to CAS delay time	$t_{RCD}$	20	45	20	52	20	60	ns	3
RAS to column address delay time	$t_{RAD}$	15	30	15	35	15	40	ns	4
RAS hold time	$t_{RSH}$	15	—	18	—	20	—	ns	
CAS hold time	$t_{CSH}$	60	—	70	—	80	—	ns	23
CAS to RAS precharge time	$t_{CRP}$	5	—	5	—	5	—	ns	22
OE to Din delay time	$t_{OED}$	15	—	18	—	20	—	ns	5
OE delay time from Din	$t_{DZO}$	0	—	0	—	0	—	ns	6
CAS delay time from Din	$t_{DZC}$	0	—	0	—	0	—	ns	6
Transition time (rise and fall)	$t_t$	3	50	3	50	3	50	ns	7

■ 4496203 0027216 958 ■

## HM5118160BI Series

### Read Cycle

Parameter	Symbol	HM5118160BI							
		-6		-7		-8		Unit	Notes
Min	Max	Min	Max	Min	Max	Min	Max		
Access time from <u>RAS</u>	<u>t<sub>RAC</sub></u>	—	60	—	70	—	80	ns	8, 9
Access time from <u>CAS</u>	<u>t<sub>CAC</sub></u>	—	15	—	18	—	20	ns	9, 10, 17
Access time from address	<u>t<sub>AA</sub></u>	—	30	—	35	—	40	ns	9, 11, 17
Access time from <u>OE</u>	<u>t<sub>DEA</sub></u>	—	15	—	18	—	20	ns	9, 25
Read command setup time	<u>t<sub>RCS</sub></u>	0	—	0	—	0	—	ns	
Read command hold time to <u>CAS</u>	<u>t<sub>RCH</sub></u>	0	—	0	—	0	—	ns	12, 22
Read command hold time to <u>RAS</u>	<u>t<sub>RRH</sub></u>	5	—	5	—	5	—	ns	12
Column address to <u>RAS</u> lead time	<u>t<sub>RAL</sub></u>	30	—	35	—	40	—	ns	
Column address to <u>CAS</u> lead time	<u>t<sub>CAL</sub></u>	30	—	35	—	40	—	ns	
<u>CAS</u> to output in low-Z	<u>t<sub>CLZ</sub></u>	0	—	0	—	0	—	ns	
Output data hold time	<u>t<sub>OH</sub></u>	3	—	3	—	3	—	ns	
Output data hold time from <u>OE</u>	<u>t<sub>OHO</sub></u>	3	—	3	—	3	—	ns	
Output buffer turn-off time	<u>t<sub>OFF</sub></u>	—	15	—	15	—	15	ns	13
Output buffer turn-off to <u>OE</u>	<u>t<sub>OEZ</sub></u>	—	15	—	15	—	15	ns	13
<u>CAS</u> to Din delay time	<u>t<sub>CDD</sub></u>	15	—	18	—	20	—	ns	5

### Write Cycle

Parameter	Symbol	HM5118160BI							
		-6		-7		-8		Unit	Notes
Min	Max	Min	Max	Min	Max	Min	Max		
Write command setup time	<u>t<sub>WCS</sub></u>	0	—	0	—	0	—	ns	14, 21
Write command hold time	<u>t<sub>WCH</sub></u>	10	—	15	—	15	—	ns	21
Write command pulse width	<u>t<sub>WP</sub></u>	10	—	10	—	10	—	ns	
Write command to <u>RAS</u> lead time	<u>t<sub>RWL</sub></u>	15	—	18	—	20	—	ns	
Write command to <u>CAS</u> lead time	<u>t<sub>CWL</sub></u>	15	—	18	—	20	—	ns	23
Data-in setup time	<u>t<sub>DS</sub></u>	0	—	0	—	0	—	ns	15, 23
Data-in hold time	<u>t<sub>DH</sub></u>	10	—	15	—	15	—	ns	15, 23

■ 4496203 0027217 894 ■

## HM5118160BI Series

### Read-Modify-Write Cycle

HM5118160BI									
Parameter	Symbol	-6		-7		-8		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Read-modify-write cycle time	$t_{PRWC}$	155	—	181	—	205	—	ns	
RAS to WE delay time	$t_{RWD}$	85	—	98	—	110	—	ns	14
CAS to WE delay time	$t_{CWD}$	40	—	46	—	50	—	ns	14
Column address to WE delay time	$t_{AWD}$	55	—	63	—	70	—	ns	14
OE hold time from WE	$t_{OEH}$	15	—	18	—	20	—	ns	

### Refresh Cycle

HM5118160BI									
Parameter	Symbol	-6		-7		-8		Unit	Notes
		Min	Max	Min	Max	Min	Max		
CAS setup time (CBR refresh cycle)	$t_{CSR}$	5	—	5	—	5	—	ns	21
CAS hold time (CBR refresh cycle)	$t_{CHR}$	10	—	10	—	10	—	ns	22
RAS precharge to CAS hold time	$t_{RPC}$	0	—	0	—	0	—	ns	21

### Fast Page Mode Cycle

HM5118160BI									
Parameter	Symbol	-6		-7		-8		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Fast page mode cycle time	$t_{PC}$	40	—	45	—	50	—	ns	
Fast page mode RAS pulse width	$t_{RASP}$	—	100000	—	100000	—	100000	ns	16
Access time from CAS precharge	$t_{CPA}$	—	35	—	40	—	45	ns	9, 17, 22
RAS hold time from CAS precharge	$t_{CPAH}$	35	—	40	—	45	—	ns	

### Fast Page Mode Read-Modify-Write Cycle

HM5118160BI									
Parameter	Symbol	-6		-7		-8		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Fast page mode read-modify-write cycle time	$t_{PRWC}$	85	—	96	—	105	—	ns	
WE delay time from CAS precharge	$t_{CPW}$	60	—	68	—	75	—	ns	14, 22

■ 4496203 0027218 720 ■

## HM5118160BI Series

### Refresh

Parameter	Symbol	Max	Unit	Note
Refresh period	$t_{REF}$	16	ms	1024 cycles
Refresh period (L-version)	$t_{REF}$	128	ms	1024 cycles

**Self Refresh Mode (L-version) (Ta = -40 to +70°C, V<sub>CC</sub> = 5 V ± 10%, V<sub>SS</sub> = 0 V)**

Parameter	Symbol	HM5118160BLI							
		-6		-7		-8		Unit	Notes
		Min	Max	Min	Max	Min	Max		
RAS pulse width (Self refresh)	$t_{RASS}$	100	—	100	—	100	—	μs	26
RAS precharge time (Self refresh)	$t_{RPS}$	110	—	130	—	150	—	ns	
CAS hold time (Self refresh)	$t_{CHS}$	-50	—	-50	—	-50	—	ns	

Notes:

1. AC measurements assume  $t_T = 5$  ns.
2. An initial pause of 200 μs is required after power up followed by a minimum of eight initialization cycles (any combination of cycles containing  $\overline{RAS}$ -only refresh or  $\overline{CAS}$ -before- $\overline{RAS}$  refresh).
3. Operation with the  $t_{RCD}$  (max) limit insures that  $t_{RAC}$  (max) can be met,  $t_{RCD}$  (max) is specified as a reference point only; if  $t_{RCD}$  is greater than the specified  $t_{RCD}$  (max) limit, then access time is controlled exclusively by  $t_{CAC}$ .
4. Operation with the  $t_{RAD}$  (max) limit insures that  $t_{RAC}$  (max) can be met,  $t_{RAD}$  (max) is specified as a reference point only; if  $t_{RAD}$  is greater than the specified  $t_{RAD}$  (max) limit, then access time is controlled exclusively by  $t_{AA}$ .
5. Either  $t_{OED}$  or  $t_{ODD}$  must be satisfied.
6. Either  $t_{DZO}$  or  $t_{DZC}$  must be satisfied.
7.  $V_{IH}$  (min) and  $V_{IL}$  (max) are reference levels for measuring timing of input signals. Also, transition times are measured between  $V_{IH}$  (min) and  $V_{IL}$  (max).
8. Assumes that  $t_{RCD} \leq t_{RAD}$  (max) and  $t_{RAD} \leq t_{RAD}$  (max). If  $t_{RCD}$  or  $t_{RAD}$  is greater than the maximum recommended value shown in this table,  $t_{RAC}$  exceeds the value shown.
9. Measured with a load circuit equivalent to 2 TTL loads and 100 pF. ( $V_{OH} = 2.4$  V,  $V_{OL} = 0.4$  V)
10. Assumes that  $t_{RCD} \geq t_{RAD}$  (max) and  $t_{RCD} + t_{CAC}$  (max)  $\geq t_{RAD} + t_{AA}$  (max).
11. Assumes that  $t_{RAD} \geq t_{RAD}$  (max) and  $t_{RCD} + t_{CAC}$  (max)  $\leq t_{RAD} + t_{AA}$  (max).

■ 4496203 0027219 667 ■


## HM5118160BI Series

12. Either  $t_{RCH}$  or  $t_{RAH}$  must be satisfied for a read cycles.
13.  $t_{OFF}$  (max) and  $t_{OEZ}$  (max) define the time at which the outputs achieve the open circuit condition and are not referred to output voltage levels.
14.  $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{CWD}$ ,  $t_{AWD}$  and  $t_{CPW}$  are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if  $t_{WCS} \geq t_{WCS}$  (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if  $t_{RWD} \geq t_{RWD}$  (min),  $t_{CWD} \geq t_{CWD}$  (min), and  $t_{AWD} \geq t_{AWD}$  (min), or  $t_{CWD} \geq t_{CWD}$  (min),  $t_{AWD} \geq t_{AWD}$  (min) and  $t_{CPW} \geq t_{CPW}$  (min), the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
15. These parameters are referred to  $\overline{UCAS}$  and  $\overline{LCAS}$  leading edge in early write cycles and to  $\overline{WE}$  leading edge in delayed write or read-modify-write cycles.
16.  $t_{RASP}$  defines  $\overline{RAS}$  pulse width in fast page mode cycles.
17. Access time is determined by the longest among  $t_{AA}$ ,  $t_{CAC}$  and  $t_{CPA}$ .
18. In delayed write or read-modify-write cycles,  $\overline{OE}$  must disable output buffer prior to applying data to the device. After  $\overline{RAS}$  is reset, if  $t_{OEH} \geq t_{CWL}$ , the I/O pin will remain open circuit (high impedance); if  $t_{OEH} < t_{CWL}$ , invalid data will be out at each I/O.
19. When both  $\overline{UCAS}$  and  $\overline{LCAS}$  go low at the same time, all 16-bit data are written into the device.  $\overline{UCAS}$  and  $\overline{LCAS}$  cannot be staggered within the same write/read cycles.
20. All the  $V_{CC}$  and  $V_{SS}$  pins shall be supplied with the same voltages.
21.  $t_{ASC}$ ,  $t_{CAC}$ ,  $t_{RCS}$ ,  $t_{WCS}$ ,  $t_{WCH}$ ,  $t_{CSF}$  and  $t_{RPC}$  are determined by the earlier falling edge of  $\overline{UCAS}$  or  $\overline{LCAS}$ .
22.  $t_{CRP}$ ,  $t_{CHR}$ ,  $t_{RCR}$ ,  $t_{CPA}$  and  $t_{CPW}$  are determined by the later rising edge of  $\overline{UCAS}$  or  $\overline{LCAS}$ .
23.  $t_{CWL}$ ,  $t_{DH}$  and  $t_{DS}$  should be satisfied by both  $\overline{UCAS}$  and  $\overline{LCAS}$ .
24.  $t_{CP}$  is determined by the time that both  $\overline{UCAS}$  and  $\overline{LCAS}$  are high.
25. When output buffers are enabled once, sustain the low impedance state until valid data is obtained. When output buffer is turned on and off within a very short time, generally it causes large  $V_{CC}/V_{SS}$  line noise, which causes to degrade  $V_{IH}$  min/ $V_{IL}$  max level.
26. Please do not use  $t_{RASS}$  timing,  $10 \mu s \leq t_{RASS} \leq 100 \mu s$ . During this period, the device is in transition state from normal operation mode to self refresh mode. If  $t_{RASS} \geq 100 \mu s$ , then  $\overline{RAS}$  precharge time should use  $t_{RPS}$  instead of  $t_{RP}$ .
27. If you use distributed CBR refresh mode with  $15.6 \mu s$  interval in normal read/write cycle, CBR refresh should be executed within  $15.6 \mu s$  immediately after exiting from and before entering into self refresh mode.
28. If you use  $\overline{RAS}$  only refresh or CBR burst refresh mode in normal read/write cycle, 1024cycles of distributed CBR refresh with  $15.6 \mu s$  interval should be executed within  $16 \text{ ms}$  immediately after exiting from and before entering into the self refresh mode.
29. Repetitive self refresh mode without refreshing all memory is not allowed. Once you exit from self fresh mode, all memory cells need to be refreshed before re-entering the self refresh mode again.
30. "XXXX" H or L (H:  $V_{IH}$  (min)  $\leq V_{IN} \leq V_{IH}$  (max), L:  $V_{IL}$  (min)  $\leq V_{IN} \leq V_{IL}$  (max))  
"/ / / /", Invalid Dout


**Notes concerning 2CAS control**

Please do not separate the UCAS/LCAS operation timing intentionally. However skew between UCAS/LCAS are allowed under the following conditions.

1. Each of the UCAS/LCAS should satisfy the timing specifications individually.
2. Different operation mode for upper/lower byte is not allowed; such as following.



3. Closely separated upper/lower byte control is not allowed. However when the condition ( $t_{CP} \leq t_{UL}$ ) is satisfied, fast page mode can be performed.




4. Byte control operation by remainning UCAS or LCAS high is guaranteed

## HM5118160BI Series


### Timing Waveforms<sup>\*30</sup>

#### Read Cycle



■ 4496203 0027222 151 ■


**Early Write Cycle**



■ 4496203 0027223 098 ■


## HM5118160BI Series

### Delayed Write Cycle<sup>\*18</sup>




■ 4496203 0027224 T24 ■

### Read-Modify-Write Cycle<sup>\*18</sup>




## **HM5118160BI Series**

### **RAS-Only Refresh Cycle**




■ 4496203 0027226 8T7 ■

**CAS-Before-RAS Refresh Cycle**

■ 4496203 0027227 733 ■


## HM5118160BI Series

### Hidden Refresh Cycle




■ 4496203 0027228 67T ■

## **Fast Page Mode Read Cycle**




## HM5118160BI Series

### Fast Page Mode Early Write Cycle




■ 4496203 0027230 228 ■

## Fast Page Mode Delayed Write Cycle\*<sup>18</sup>



## HM5118160BI Series

### Fast Page Mode Read-Modify-Write Cycle<sup>\*18</sup>



■ 4496203 0027232 OTO ■


---

---

## HM5118160BI Series

---

**Self Refresh Cycle (L-version)\*<sup>26, 27, 28, 29</sup>**




■ 4496203 0027233 T37 ■

## HM5118160BI Series

### Package Dimensions

HM5118160BJI/BLJI Series (CP-42D)

Unit: mm




■ 4496203 0027234 973 ■

## HM5118160BI Series

HM5118160BTTI/BLTTI Series (TTP-50/44DC)

Unit: mm



■ 4496203 0027235 80T ■

## **HM5118160BI Series**

When using this document, keep the following in mind:

1. This document may, wholly or partially, be subject to change without notice.
2. All rights are reserved: No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without Hitachi's permission.
3. Hitachi will not be held responsible for any damage to the user that may result from accidents or any other reasons during operation of the user's unit according to this document.
4. Circuitry and other examples described herein are meant merely to indicate the characteristics and performance of Hitachi's semiconductor products. Hitachi assumes no responsibility for any intellectual property claims or other problems that may result from applications based on the examples described herein.
5. No license is granted by implication or otherwise under any patents or other rights of any third party or Hitachi, Ltd.
6. MEDICAL APPLICATIONS: Hitachi's products are not authorized for use in MEDICAL APPLICATIONS without the written consent of the appropriate officer of Hitachi's sales company. Such use includes, but is not limited to, use in life support systems. Buyers of Hitachi's products are requested to notify the relevant Hitachi sales offices when planning to use the products in MEDICAL APPLICATIONS.

---

# **HITACHI**

**Hitachi, Ltd.**

Semiconductor & IC Div.

Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100, Japan

Tel: Tokyo (03) 3270-2111

Fax: (03) 3270-5109

**For further information write to:**

Hitachi America, Ltd.

Semiconductor & IC Div.

2000 Sierra Point Parkway

Brisbane, CA. 94005-1835

U S A

Tel: 415-589-8300

Fax: 415-583-4207

Hitachi Europe GmbH

Electronic Components Group

Continental Europe

Dornacher Straße 3

D-85622 Feldkirchen

München

Tel: 089-9 91 80-0

Fax: 089-9 29 30 00

Hitachi Europe Ltd.

Electronic Components Div.

Northern Europe Headquarters

Whitebrook Park

Lower Cookham Road

Maidenhead

Berkshire SL6 8YA

United Kingdom

Tel: 0628-585000

Fax: 0628-778322

Hitachi Asia Pte. Ltd.

16 Collyer Quay #20-00

Hitachi Tower

Singapore 0104

Tel: 535-2100

Fax: 535-1533

Hitachi Asia (Hong Kong) Ltd.

Unit 706, North Tower,

World Finance Centre,

Harbour City, Canton Road

Tsim Sha Tsui, Kowloon

Hong Kong

Tel: 27359218

Fax: 27306071

■ 4496203 0027236 746 ■

---

---

## **HM5118160BI Series**

---

### **Revision Record**

<b>Rev.</b>	<b>Date</b>	<b>Contents of Modification</b>	<b>Drawn by</b>	<b>Approved by</b>
1.0	May. 20, 1996	Initial issue		

---

■ 4496203 0027237 682 ■