4M FP DRAM (256-kword 16-bit) 512 refresh

HITACHI

ADE-203-510C (Z) Rev. 3.0 Nov. 17, 1997

Description

The Hitachi HM514260D Series, HM51S4260D Series are CMOS dynamic RAMs organized as 262,144-word × 16-bit. HM514260D Series, HM51S4260D Series have realized higher density, higher performance and various functions by employing 0.8 µm CMOS process technology and some new CMOS circuit design technologies. The HM514260D Series, HM51S4260D Series offer Fast Page Mode as a high speed access mode. Internal refresh timer enables HM51S4260D Series self refresh operation. They have the package variations of standard 40-pin plastic SOJ, and standard 44-pin plastic TSOPII.

Features

• Single 5 V supply: $5 \text{ V} \pm 5\% \text{ (HM51(S)4260D-6R)}$

 $5 \text{ V} \pm 10\% \text{ (HM51(S)4260D-6/7/8)}$

• Access time: 60 ns/70 ns/80 ns (max)

• Power dissipation

— Active mode: 825 mW/788 mW/770 mW/688 mW (max)

— Standby mode: 10.5 mW (max) (HM51(S)4260D-6R)

11 mW (max) (HM51(S)4260D-6/7/8)

1.05 mW (max) (L-version) (HM51(S)4260DL-6R) 1.1 mW (max) (L-version) (HM51(S)4260DL-6/7/8)

- Fast page mode capability
- · Refresh cycles

— 512 refresh cycles: 8 ms


128 ms (L-version)

- 2 CAS byte control
- 2 variations of refresh
 - RAS-only refresh
 - CAS-before-RAS refresh
- Battery back up operation (L-version)
- Self refresh operation (HM51S4260D/DL)

Ordering Information

Type No.	Access time	Package
HM514260DJ-6	60 ns	400-mill 40-pin plastic SOJ (CP-40D)
HM514260DJ-6R	60 ns	, ,
HM514260DJ-7	70 ns	
HM514260DJ-8	80 ns	
HM514260DLJ-6	60 ns	
HM514260DLJ-6R	60 ns	
HM514260DLJ-7	70 ns	
HM514260DLJ-8	80 ns	
HM51S4260DJ-6	60 ns	
HM51S4260DJ-6R	60 ns	
HM51S4260DJ-7	70 ns	
HM51S4260DJ-8	80 ns	
HM51S4260DLJ-6	60 ns	
HM51S4260DLJ-6R	60 ns	
HM51S4260DLJ-7	70 ns	
HM51S4260DLJ-8	80 ns	
HM514260DTT-6	60 ns	400-mill 44-pin plastic TSOP II (TTP-44/40DB)
HM514260DTT-6R	60 ns	
HM514260DTT-7	70 ns	
HM514260DTT-8	80 ns	
HM514260DLTT-6	60 ns	
HM514260DLTT-6R	60 ns	
HM514260DLTT-7	70 ns	
HM514260DLTT-8	80 ns	
HM51S4260DTT-6	60 ns	
HM51S4260DTT-6R	60 ns	
HM51S4260DTT-7	70 ns	
HM51S4260DTT-8	80 ns	
HM51S4260DLTT-6	60 ns	
HM51S4260DLTT-6R	60 ns	
HM51S4260DLTT-7	70 ns	
HM51S4260DLTT-8	80 ns	


Pin Arrangement



Pin Description

Pin name	Function	
A0 to A8	Address input	
	Row address A0 to	A8
	 Column address 	A0 to A8
	 Refresh address 	A0 to A8
I/O0 to I/O15	Data input/output	
RAS	Row address strobe	
UCAS, LCAS	Column address strobe	
WE	Read/write enable	
ŌĒ	Output enable	
V _{cc}	Power supply	
V _{ss}	Ground	
NC	No connection	

Block Diagram



Operation Table

The HM51(S)4260D series has the following 11 operation modes.

- 1. Read cycle
- 2. Early write cycle
- 3. Delayed write cycle
- 4. Read-modify-write cycle
- 5. \overline{RAS} -only refresh cycle
- 6. \overline{CAS} -before- \overline{RAS} refresh cycle
- 7. Self refresh cycle(HM51S4260D)
- 8. Fast page mode read cycle
- 9. Fast page mode early write cycle
- 10. Fast page mode delayed write cycle
- 11. Fast page mode read-modify-write cycle

Inputs

RAS	LCAS	UCAS	WE	OE	Output	Operation
Н	Н	Н	D	D	Open	Standby
Н	L	L	Н	L	Valid	Standby
L	L	L	Н	L	Valid	Read cycle
L	L	L	L*2	D	Open	Early write cycle
L	L	L	L*2	Н	Undefined	Delayed write cycle
L	L	L	H to L	L to H	Valid	Read-modify-write cycle
L	Н	Н	D	D	Open	RAS-only refresh cycle
H to L	Н	L	D	D	Open	CAS-before-RAS refresh cycle or
	L	Н	_			Self refresh cycle (HM51S4260D)
	L	L	_			
L	H to L	H to L	Н	L	Valid	Fast page mode read cycle
L	H to L	H to L	L*2	D	Open	Fast page mode early write cycle
L	H to L	H to L	L*2	Н	Undefined	Fast page mode delayed write cycle
L	H to L	H to L	H to L	L to H	Valid	Fast page mode read-modify-write cycle
L	L	L	Н	Н	Open	Read cycle (Output disabled)

Notes: 1. H: High(inactive) L: Low(active) D: H or L (H: V_{IH} (min) $\leq V_{IN} \leq V_{IH}$ (max), L: V_{IL} (min) $\leq V_{IN} \leq V_{IL}$ (max))

- 2. t_{wcs} ≥ 0 ns: Early write cycle
 - $t_{\text{WCS}} < 0$ ns: Delayed write cycle
- 3. Mode is determined by the OR function of the UCAS and LCAS. (Mode is set by the earliest of UCAS and LCAS active edge and reset by the latest of UCAS and LCAS inactive edge.)

 However write operation and output High-Z control are done independently by each UCAS, LCAS.
 - ex. if $\overline{RAS} = H$ to L, $\overline{LCAS} = L$, $\overline{UCAS} = H$, then \overline{CAS} -before- \overline{RAS} refresh cycle is selected.

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit	
Voltage on any pin relative to V _{ss}	V _T	-1.0 to +7.0	V	
Supply voltage relative to V _{SS}	V _{cc}	-1.0 to +7.0	V	
Short circuit output current	lout	50	mA	
Power dissipation	P _T	1.0	W	
Operating temperature	Topr	0 to +70	°C	
Storage temperature	Tstg	-55 to +125	°C	

Recommended DC Operating Conditions ($Ta = 0 \text{ to } +70^{\circ}C$)

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Supply voltage	V_{ss}	0	0	0	V	2
	V _{cc} (HM51(S)4260D-6R)	4.75	5.0	5.25	V	1, 2
	V _{CC} (HM51(S)4260D-6/7/8)	4.5	5.0	5.5	V	1, 2
Input high voltage	V _{IH}	2.4	-	6.5	V	1
Input low voltage	V _{IL}	-1.0		0.8	V	1

Notes: 1. All voltage referred to V_{ss}

^{2.} The supply voltage with all $V_{\rm cc}$ pins must be on the same level. The supply voltage with all $V_{\rm ss}$ pins must be on the same level.

DC Characteristics

(Ta = 0 to 70°C, $V_{CC} = 5 \text{ V} \pm 5\%$, $V_{SS} = 0 \text{ V}$) (HM51(S)4260D-6R)*⁵ (Ta = 0 to 70°C, $V_{CC} = 5 \text{ V} \pm 10\%$, $V_{SS} = 0 \text{ V}$) (HM51(S)4260D-6/7/8)*⁵

HM514260D, HM51S4260D

		-6/-6	R	-7		-8		-	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Test conditions
Operating current*1, *2	I _{CC1}	_	150	_	140	_	125	mA	$\overline{\text{RAS}}$, $\overline{\text{UCAS}}$, $\overline{\text{LCAS}}$ cycling $t_{\text{RC}} = \min$
Standby current	I _{CC2}	_	2	_	2	_	2	mA	
		_	1	_	1	_	1	mA	CMOS interface RAS, UCAS, LCAS, WE, $\overline{OE} \ge V_{CC} - 0.2 \text{ V}$ Dout = High-Z
Standby current (L-version)	I _{CC2}	_	200	_	200	_	200	μΑ	CMOS interface RAS, UCAS, LCAS, \overline{OE} , $\overline{WE} \ge V_{CC} - 0.2 \text{ V}$ Dout = High-Z
RAS-only refresh current*2	I _{CC3}	_	140	_	130	_	110	mA	t _{RC} = min
CAS-before-RAS refresh current*2	I _{CC6}	_	140	_	130	_	110	mA	t _{RC} = min
Fast page mode current*1, *3	I _{CC7}	_	150	_	130	_	120	mA	t _{PC} = min
Battery backup current*4 (Standby with CBR refresh) (L- version)	I _{CC10}	_	300	_	300	_	300	μА	Standby: CMOS interface Dout = High-Z CBR refresh: $t_{RC} = 250 \ \mu s$ $t_{RAS} \le 1 \ \mu s$, \overline{UCAS} , $\overline{LCAS} = V_{IL}$ \overline{WE} , $\overline{OE} = V_{IH}$
Self-refresh mode current (HM51S4260D)	I _{CC11}		1	_	1		1	mA	CMOS interface RAS, UCAS, LCAS ≤ 0.2 V, Dout = High-Z
Self-refresh mode current (HM51S4260DL)	I _{CC11}		200		200		200	μΑ	CMOS interface RAS, UCAS, LCAS ≤ 0.2 V, Dout = High-Z
Input leakage current	I _{LI}	-10	10	-10	10	-10	10	μΑ	0 V ≤ Vin ≤ 6.5 V
Output leakage current	I _{LO}	-10	10	-10	10	-10	10	μА	0 V ≤ Vout ≤ 6.5 V, Dout = disable
Output high voltage	V _{OH}	2.4	V_{cc}	2.4	V_{cc}	2.4	V _{cc}	V	High lout = −5.0 mA
Output low voltage	V_{OL}	0	0.4	0	0.4	0	0.4	V	Low lout = 4.2 mA

Notes: 1. I_{cc} depends on output load condition when the device is selected. I_{cc} max is specified at the output open condition.

- 2. Address can be changed once or less while $\overline{RAS} = V_{IL}$.
- 3. Address can be changed once or less while \overline{UCAS} and $\overline{LCAS} = V_{IH}$.

- 4. $V_{IH} \ge V_{CC} 0.2 \text{ V}, \ 0 \le V_{IL} \le 0.2 \text{ V}, \text{ Address can be changed once or less while } \overline{RAS} = V_{IL}$
- 5. All the V_{cc} pins shall be supplied with the same voltage. And all the V_{ss} pins shall be supplied with the same voltage.

Capacitance

 $(Ta = 25^{\circ}C, V_{CC} = 5 V \pm 5\%) (HM51(S)4260D-6R)$

 $(Ta = 25^{\circ}C, V_{CC} = 5 V \pm 10\%) (HM51(S)4260D-6/7/8)$

Parameter	Symbol	Тур	Max	Unit	Notes
Input capacitance (Address)	C _{I1}	_	5	pF	1
Input capacitance (Clocks)	C _{I2}	_	7	pF	1
Output capacitance (Data-in, Data-out)	C _{I/O}		10	pF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2. $\overline{\text{UCAS}}$ and $\overline{\text{LCAS}} = V_{IH}$ to disable Dout

AC Characteristics

 $(Ta = 0 \text{ to } 70^{\circ}\text{C}, \, V_{\text{CC}} = 5 \text{ V} \pm 5\%, \, V_{\text{SS}} = 0 \text{ V}) \, (\text{HM51(S)}4260\text{D-6R})^{*1, \, *14, \, *15, \, *17, \, *18} \\ (Ta = 0 \text{ to } 70^{\circ}\text{C}, \, V_{\text{CC}} = 5 \text{ V} \pm 10\%, \, V_{\text{SS}} = 0 \text{ V}) \, (\text{HM51(S)}4260\text{D-6}/7/8)^{*1, \, *14, \, *15, \, *17, \, *18} \\ (Ta = 0 \text{ to } 70^{\circ}\text{C}, \, V_{\text{CC}} = 5 \text{ V} \pm 10\%, \, V_{\text{SS}} = 0 \text{ V}) \, (\text{HM51(S)}4260\text{D-6}/7/8)^{*1, \, *14, \, *15, \, *17, \, *18} \\ (Ta = 0 \text{ to } 70^{\circ}\text{C}, \, V_{\text{CC}} = 5 \text{ V} \pm 10\%, \, V_{\text{SS}} = 0 \text{ V}) \, (\text{HM51(S)}4260\text{D-6}/7/8)^{*1, \, *14, \, *15, \, *17, \, *18} \\ (Ta = 0 \text{ to } 70^{\circ}\text{C}, \, V_{\text{CC}} = 5 \text{ V} \pm 10\%, \, V_{\text{SS}} = 0 \text{ V}) \, (\text{HM51(S)}4260\text{D-6}/7/8)^{*1, \, *14, \, *15, \, *17, \, *18} \\ (Ta = 0 \text{ to } 70^{\circ}\text{C}, \, V_{\text{CC}} = 5 \text{ V} \pm 10\%, \, V_{\text{SS}} = 0 \text{ V}) \, (\text{HM51(S)}4260\text{D-6}/7/8)^{*1, \, *14, \, *15, \, *17, \, *18} \\ (Ta = 0 \text{ to } 70^{\circ}\text{C}, \, V_{\text{CC}} = 5 \text{ V} \pm 10\%, \, V_{\text{SS}} = 0 \text{ V}) \, (\text{HM51(S)}4260\text{D-6}/7/8)^{*1, \, *14, \, *15, \, *17, \, *18} \\ (Ta = 0 \text{ to } 70^{\circ}\text{C}, \, V_{\text{CC}} = 5 \text{ V} \pm 10\%, \, V_{\text{SS}} = 0 \text{ V}) \, (\text{HM51(S)}4260\text{D-6}/7/8)^{*1, \, *14, \, *15, \, *17, \, *18} \\ (Ta = 0 \text{ to } 70^{\circ}\text{C}, \, V_{\text{CC}} = 5 \text{ V} \pm 10\%, \, V_{\text{SS}} = 0 \text{ V}) \, (\text{HM51(S)}4260\text{D-6}/7/8)^{*1, \, *14, \, *15, \, *17, \, *18} \\ (Ta = 0 \text{ to } 70^{\circ}\text{C}, \, V_{\text{CC}} = 5 \text{ V} \pm 10\%, \, V_{\text{CC}} = 5 \text{ V} \pm 10\%$

Test Conditions

• Input rise and fall time: 5 ns

• Input levels: $V_{IL} = 0 V$, $V_{IH} = 3 V$

• Input timing reference levels: 0.8 V, 2.4 V

 $\bullet \quad \text{Output load:} \quad 2 \text{ TTL gate} + C_{\text{L}} \text{ (50 pF) (Including scope and jig) (HM51(S)4260D-6R)}$

 $2\ TTL\ gate + C_L\ (100\ pF)\ (Including\ scope\ and\ jig)\ (HM51(S)4260D-6/7/8)$

Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

		HM5	14260D,						
		-6/-6	R	-7		-8		-	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Random read or write cycle time	t _{RC}	110	_	130	_	150	_	ns	
RAS precharge time	t _{RP}	40	_	50		60	_	ns	
RAS pulse width	t _{RAS}	60	10000	70	10000	80	10000	ns	
CAS pulse width	t _{CAS}	15	10000	20	10000	20	10000	ns	23
Row address setup time	t _{ASR}	0	_	0	_	0	_	ns	
Row address hold time	t _{RAH}	10	_	10	_	10	_	ns	
Column address setup time	t _{ASC}	0	_	0	_	0	_	ns	19
Column address hold time	t _{CAH}	15	_	15		15	_	ns	19
RAS to CAS delay time	t _{RCD}	20	45	20	50	20	60	ns	8
RAS to column address delay time	t _{RAD}	15	30	15	35	15	40	ns	9
RAS hold time	t _{RSH}	15	_	20		20	_	ns	
CAS hold time	t _{CSH}	60	_	70	_	80	_	ns	
CAS to RAS precharge time	t _{CRP}	10	_	15	_	15	_	ns	20
OE to Din delay time	t _{odd}	15	_	20		20	_	ns	
OE delay time from Din	t _{DZO}	0	_	0	_	0	_	ns	
CAS setup time from Din	t _{DZC}	0	_	0		0	_	ns	
Transition time (rise and fall)	t _T	3	50	3	50	3	50	ns	7
Refresh period	t _{REF}	_	8	_	8	_	8	ms	
Refresh period (L-version)	t _{REF}	_	128	_	128	_	128	ms	

Read Cycle

HM514260D, HM51S4260D

	-6/-6	R	-7		-8			
Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
t _{RAC}	_	60	_	70	_	80	ns	2, 3
t _{CAC}	_	15		20	_	20	ns	3, 4, 13
t _{AA}	_	30	_	35	_	40	ns	3, 5, 13
t _{OAC}		15	_	20	_	20	ns	3, 23
t _{RCS}	0	_	0	_	0	_	ns	19
t _{RCH}	0	_	0	_	0	_	ns	16, 20
t _{RRH}	0	_	0	_	0	_	ns	16
t _{RAL}	30	_	35	_	40	_	ns	
t _{OFF1}	0	15	0	15	0	15	ns	6
t _{OFF2}	0	15	0	15	0	15	ns	6
t _{CDD}	15	_	15	_	15		ns	
	t _{RAC} t _{CAC} t _{AA} t _{OAC} t _{RCS} t _{RCH} t _{RRH} t _{RAL} t _{OFF1}	$\begin{array}{c c} \textbf{Symbol} & \overline{\textbf{Min}} \\ \hline t_{RAC} & \\ \hline t_{CAC} & \\ \hline t_{AA} & \\ \hline t_{RCS} & 0 \\ \hline t_{RCH} & 0 \\ \hline t_{RRH} & 0 \\ \hline t_{RAL} & 30 \\ \hline t_{OFF1} & 0 \\ \hline t_{OFF2} & 0 \\ \hline \end{array}$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$

Write Cycle

HM514260D, HM51S4260D

		-6/-6	R	-7		-8			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Write command setup time	t _{wcs}	0	_	0	_	0	_	ns	10, 19
Write command hold time	t _{wch}	15	_	15	_	15		ns	19
Write command pulse width	t _{WP}	10	_	10	_	10	_	ns	
Write command to RAS lead time	t _{RWL}	15	_	20	_	20	_	ns	
Write command to CAS lead time	t _{cwL}	15	_	20	_	20		ns	21
Data-in setup time	t _{DS}	0	_	0	_	0	_	ns	11, 21
Data-in hold time	t _{DH}	15	_	15	_	15	_	ns	11, 21
CAS to OE delay time	t _{COD}	_	0	_	0	_	0	ns	19, 23

Read-Modify-Write Cycle

HM514260D, HM51S4260D

		-6/-6R		-7		-8				
Parameter	Symbol	Min	Max	Min	Max	Min	Max	_ Unit	Notes	
Read-modify-write cycle time	t _{RWC}	150	_	180	_	200	_	ns		
RAS to WE delay time	t _{RWD}	80	_	95	_	105	_	ns	10	
CAS to WE delay time	t _{cwD}	35		45	_	45		ns	10	
Column address to WE delay time	t _{AWD}	50		60	_	65		ns	10	
OE hold time from WE	t _{OEH}	15	_	20	_	20	_	ns		

Refresh Cycle

HM514260D, HM51S4260D

		-6/-6R		-7		-8			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
CAS setup time (CBR refresh cycle)	t _{CSR}	10	_	10	_	10	_	ns	19
CAS hold time (CBR refresh cycle)	t _{CHR}	10	_	10	_	10	_	ns	20
RAS precharge to CAS hold time	t _{RPC}	10	_	10	_	10	_	ns	19
CAS precharge time in normal mode	t _{CPN}	10	_	10	_	10	_	ns	22

Fast Page Mode Cycle

HM514260D, HM51S4260D

		-6/-6R		-7		-8			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Fast page mode cycle time	t _{PC}	40	_	45	_	50	_	ns	
Fast page mode CAS precharge time	t _{CP}	10	_	10	_	10	_	ns	22
Fast page mode RAS pulse width	t _{RASC}	_	100000	_	100000	_	100000	ns	12
Access time from CAS precharge	t _{ACP}	_	35	_	40	_	45	ns	3, 13, 20
RAS hold time from CAS precharge	t _{RHCP}	35	_	40		45	_	ns	

Fast Page Mode Read-Modify-Write Cycle

HM514260D, HM51S4260D

		-6/-6R		-7		-8			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Fast page mode read-modify-write cycle CAS precharge to WE delay time	t _{CPW}	55	_	65	_	70	_	ns	10, 20
Fast page mode read-modify-write cycle time	t _{PCM}	80	_	95	_	100		ns	

Self Refresh Mode

HM51S4260D

		-6/-6R		-7		-8			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
RAS pulse width (self-refresh)	t _{RASS}	100	_	100	_	100	_	μs	24, 25, 26, 27
RAS precharge time (self-refresh)	t _{RPS}	110	_	130	_	150	_	ns	
CAS hold time (self-refresh)	t _{CHS}	-50	_	-50	_	-50	_	ns	21

- Notes: 1. AC measurements assume $t_T = 5$ ns, $V_{IH} = 3.0$ V, $V_{IL} = 0.0$ V.
 - 2. Assumes that $t_{\text{RCD}} \leq t_{\text{RCD}}$ (max) and $t_{\text{RAD}} \leq t_{\text{RAD}}$ (max). If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
 - 3. Measured with a load circuit equivalent to 2 TTL loads and 50 pF (HM51(S)4260D-6R) and 2 TTL loads and 100 pF (HM51(S)4260D-6/7/8).
 - 4. Assumes that $t_{RCD} \ge t_{RCD}$ (max) and $t_{RAD} \le t_{RAD}$ (max).
 - 5. Assumes that $t_{\text{RCD}} \leq t_{\text{RCD}}$ (max) and $t_{\text{RAD}} \geq t_{\text{RAD}}$ (max).
 - 6. t_{OFF} (max) defines the time at which the output achieves the open circuit condition and is not referred to output voltage levels.
 - 7. V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
 - 8. Operation with the t_{RCD} (max) limit insures that t_{RAC} (max) can be met, t_{RCD} (max) is specified as a reference point only, if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC} .
 - 9. Operation with the t_{RAD} (max) limit insures that t_{RAC} (max) can be met, t_{RAD} (max) is specified as a reference point only, if t_{RAD} is greater than the specified t_{RAD} (max) limit, then access time is controlled exclusively by t_{AA} .
 - 10. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if $t_{\text{WCS}} \geq t_{\text{WCS}}$ (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if $t_{\text{RWD}} \geq t_{\text{RWD}}$ (min), $t_{\text{CWD}} \geq t_{\text{CWD}}$ (min), $t_{\text{AWD}} \geq t_{\text{AWD}}$ (min) and $t_{\text{CPW}} \geq t_{\text{CPW}}$ (min), the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
 - 11. These parameters are referred to $\overline{\text{CAS}}$ leading edge in an early write cycle and to $\overline{\text{WE}}$ leading edge in a delayed write or a read-modify-write cycle.
 - 12. t_{RASC} defines \overline{RAS} pulse width in fast page mode cycles.

- 13. Access time is determined by the longest among t_{AA} , t_{CAC} and t_{ACP} .
- 14. An initial pause of 100 μs is required after power up followed by a minimum of eight initialization cycles (RAS-only refresh cycle or CAS-before-RAS refresh cycle). If the internal refresh counter is used, a minimum of eight CAS-before-RAS refresh cycles is required.
- 15. In delayed write or read-modify-write cycles, \overline{OE} must disable output buffer prior to applying data to the device.
- 16. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
- 17. When both UCAS and LCAS go low at the same time, all 16-bit data are written into the device.


 UCAS and LCAS cannot be staggered within the same write/read cycles.
- 18. All the V_{cc} and V_{ss} pins shall be supplied with the same voltages.
- 19. t_{ASC} , t_{CAH} , t_{RCS} , t_{WCS} , t_{WCH} , t_{CSR} , t_{RPC} and t_{COD} are determined by the earlier falling edge of \overline{UCAS} or \overline{LCAS} .
- 20. t_{CRP} , t_{CHR} , t_{ACP} t_{RCH} and t_{CPW} are determined by the later rising edge of \overline{UCAS} or \overline{LCAS} .
- 21. t_{CWL} , t_{DH} , t_{DS} and t_{CHS} should be satisfied by both \overline{UCAS} and \overline{LCAS} .
- 22. t_{CPN} and t_{CP} are determined by the time that both \overline{UCAS} and \overline{LCAS} are high.
- 23. When output buffers are enabled once, sustain the low impedance state until valid data is obtained. When output buffer is turned on and off within a very short time, generally it causes large V_{CC}/V_{SS} line noise, which causes to degrade V_{IH} min/V_{II} max level.
- 24. Please do not use t_{RASS} timing, 10 $\mu s \le t_{\text{RASS}} \le 100 \ \mu s$. During this period, the device is in transition state from normal operation mode to self refresh mode. If $t_{\text{RASS}} > 100 \ \mu s$, then $\overline{\text{RAS}}$ precharge time should use t_{RPS} instead of t_{RP} .
- 25. If you use distributed CBR refresh mode with 15.6 μs interval in normal read/write cycle, CBR refresh should be executed within 15.6 μs immediately after exiting from and before entering into self refresh mode.
- 26. If you use RAS only refresh or CBR burst refresh mode in normal read/write cycle, 512 cycles of distributed CBR refresh with 15.6 μs interval should be executed within 8 ms immediately after exiting from and before entering into the self refresh mode.
- 27. Repetitive self refresh mode without refreshing all memory is not allowed. Once you exit from self refresh mode, all memory cells need to be refreshed before re-entering the self refresh mode again.
- 28. XXX: H or L (H: V_{IH} (Min) $\leq V_{IN} \leq V_{IH}$ (Max), L: V_{IL} (Min) $\leq V_{IN} \leq V_{IL}$ (Max)) //////: Invalid Dout

When the address, clock and input pins are not described on timing waveforms, their pins must be applied V_{IH} or V_{IL} .


Notes concerning 2CAS control

Please do not separate the $\overline{UCAS}/\overline{LCAS}$ operation timing intentionally. However skew between $\overline{UCAS}/\overline{LCAS}$ are allowed under the following conditions.

- 1. Each of the UCAS/LCAS should satisfy the timing specifications individually.
- 2. Different operation mode for upper/lower byte is not allowed; such as following.




3. Closely separated upper/lower byte control is not allowed. However when the condition $(t_{CP} \le t_{UL})$ is satisfied, fast page mode can be performed.




4. Byte control operation by remaining UCAS or LCAS high is guaranteed.

Timing Waveforms*28


Read Cycle




Early Write Cycle




Delayed Write Cycle




Read-Modify-Write Cycle




RAS-Only Refresh Cycle




CAS-Before-RAS Refresh Cycle




Fast Page Mode Read Cycle




Fast Page Mode Early Write Cycle




Fast Page Mode Delayed Write Cycle



Fast Page Mode Read-Modify-Write Cycle




Self Refresh Cycle*24, 25, 26, 27




Package Dimensions

HM514260DJ/DLJ Series HM51S260DJ/DLJ Series (CP-40D)



Package Dimensions (cont.)

HM514260DTT/DLTT Series HM51S4260DTT/DLTT Series (TTP-44/40DB)



When using this document, keep the following in mind:

- 1. This document may, wholly or partially, be subject to change without notice.
- 2. All rights are reserved: No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without Hitachi's permission.
- 3. Hitachi will not be held responsible for any damage to the user that may result from accidents or any other reasons during operation of the user's unit according to this document.
- 4. Circuitry and other examples described herein are meant merely to indicate the characteristics and performance of Hitachi's semiconductor products. Hitachi assumes no responsibility for any intellectual property claims or other problems that may result from applications based on the examples described herein.
- 5. No license is granted by implication or otherwise under any patents or other rights of any third party or Hitachi, Ltd.
- 6. MEDICAL APPLICATIONS: Hitachi's products are not authorized for use in MEDICAL APPLICATIONS without the written consent of the appropriate officer of Hitachi's sales company. Such use includes, but is not limited to, use in life support systems. Buyers of Hitachi's products are requested to notify the relevant Hitachi sales offices when planning to use the products in MEDICAL APPLICATIONS.

HITACHI

Hitachi, Ltd.

Semiconductor & IC Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100, Japan Tel: Tokyo (03) 3270-2111 Fax: (03) 3270-5109

For further information write to:

Hitachi America, Ltd. Semiconductor & IC Div. 2000 Sierra Point Parkway Brisbane, CA. 94005-1835 U S A

Tel: 415-589-8300 Fax: 415-583-4207 Hitachi Europe GmbH Continental Europe Dornacher Straße 3 D-85622 Feldkirchen München Tel: 089-9 91 80-0

Tel: 089-9 91 80-0 Fax: 089-9 29 30-00 Hitachi Europe Ltd.
Electronic Components Div.
Northern Europe Headquarters
Whitebrook Park
Lower Cookham Road
Maidenhead
Berkshire SL6 8YA
United Kingdom
Tel: 01628-585000
Fax: 01628-585160

Hitachi Asia Pte. Ltd. 16 Collyer Quay #20-00 Hitachi Tower Singapore 049318 Tel: 535-2100 Fax: 535-1533

Hitachi Asia (Hong Kong) Ltd. Unit 706, North Tower, World Finance Centre, Harbour City, Canton Road Tsim Sha Tsui, Kowloon Hong Kong Tel: 27359218

Tel: 27359218 Fax: 27306071

Copyright © Hitachi, Ltd., 1997. All rights reserved. Printed in Japan.

Revision Record

Rev.	Date	Contents of Modification	Drawn by	Approved by
0.0	Apr. 3, 1996	Initial issue	H. Hisakawa	S. Suzuki
1.0	Dec. 2, 1996	Deletion of preliminary	H. Hisakawa	S. Suzuki
		AC Characteristics		
		Addition of note 24 Change of note 28		
		Addition of note 4 to Notes concerning 2CAS control		
		Timing Waveforms		
		Deletion of notes about undefined pins		
2.0	Jul. 10, 1997	Correct errors DC Characteristics Test condition of I _{CC1} : UCAS or to UCAS, Deletion of I _{CC5} AC Characteristics Correct note numbers on tables Correct note19: addition of t _{COD} Timing waveforms Read-modify-write cycle	T. Oono	S. Suzuki
3.0	Nov. 17, 1997	Addition of HM51(S)4260D-6R		