
HM5164805A Series HM5165805A Series

64M EDO DRAM (8-Mword $\times$ 8-bit)
8k refresh/4k refresh

HITACHI

ADE-203-458B (Z)
Rev. 2.0
Oct. 30, 1997

Description

The Hitachi HM5164805A Series, HM5165805A Series are CMOS dynamic RAMs organized 8,388,608-word $\times$ 8-bit. They employ the most advanced CMOS technology for high performance and low power. The HM5164805A Series, HM5165805A Series offer Extended Data Out (EDO) Page Mode as a high speed access mode. They have the package variation of standard 400-mil 32-pin plastic SOJ and standard 400-mil 32-pin plastic TSOPII.

Features

- Single 3.3 V supply: 3.3 V $\pm$ 0.3 V/ -0.15 V (HM5165805A-5R)
3.3 V $\pm$ 0.3 V (HM5164805A Series, HM5165805A/AL-6/7)
- Access time: 50 ns/60 ns/70 ns (max)
- Power dissipation
 - Active mode : TBD/414 mW/360 mW (max) (HM5164805A Series)
: 702 mW/594 mW/522 mW (max) (HM5165805A Series)
 - Standby mode : 7.2 mW (max)
: 1.08 mW (L-version)
- EDO page mode capability
- Refresh cycle
 - $\overline{\text{RAS}}$ -only refresh
 - 8192 cycles/64 ms (HM5164805A)
/128 ms (HM5164805AL) (L-version)
 - 4096 cycles/64 ms (HM5165805A)
/128 ms (HM5165805AL) (L-version)
 - CBR/Hidden refresh
 - 4096 cycles/64 ms (HM5164805A, HM5165805A)
/128 ms (HM5164805AL, HM5165805AL) (L-version)
- 4 variations of refresh
 - $\overline{\text{RAS}}$ -only refresh


Datasheet Title

- $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh
- Hidden refresh
- Self refresh (L-version)
- Battery backup operation (L-version)

Ordering Information

Type No.	Access time	Package
HM5164805AJ-6	60 ns	400-mil 32-pin plastic SOJ (CP-32DC)
HM5164805AJ-7	70 ns	
HM5164805ALJ-6	60 ns	
HM5164805ALJ-7	70 ns	
HM5165805AJ-6	60 ns	
HM5165805AJ-7	70 ns	
HM5165805ALJ-6	60 ns	
HM5165805ALJ-7	70 ns	
HM5164805ATT-6	60 ns	400-mil 32-pin plastic TSOP II (TTP-32DC)
HM5164805ATT-7	70 ns	
HM5164805ALTT-6	60 ns	
HM5164805ALTT-7	70 ns	
HM5165805ATT-5R	50 ns	
HM5165805ATT-6	60 ns	
HM5165805ATT-7	70 ns	
HM5165805ALTT-6	60 ns	
HM5165805ALTT-7	70 ns	

Pin Arrangement




Pin Description

Pin name	Function
A0 to A12	Address input — Row/Refresh address A0 to A12 — Column address A0 to A9
I/O0 to I/O7	Data input/Data output
RAS	Row address strobe
CAS	Column address strobe
WE	Read/Write enable
OE	Output enable
V _{CC}	Power supply
V _{SS}	Ground
NC	No connection

Datasheet Title


Pin Arrangement



Pin Description


Pin name	Function
A0 to A11	Address input — Row/Refresh address A0 to A11 — Column address A0 to A10
I/O0 to I/O7	Data input/Data output
$\overline{\text{RAS}}$	Row address strobe
$\overline{\text{CAS}}$	Column address strobe
$\overline{\text{WE}}$	Read/Write enable
$\overline{\text{OE}}$	Output enable
V_{CC}	Power supply
V_{SS}	Ground
NC	No connection

Block Diagram (HM5164805A Series)



Datasheet Title

Block Diagram (HM5165805A Series)



Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Voltage on any pin relative to V_{SS}	V_T	-0.5 to $V_{CC} + 0.5$ (≤ 4.6 V (max))	V
Supply voltage relative to V_{SS}	V_{CC}	-0.5 to $+4.6$	V
Short circuit output current	I_{out}	50	mA
Power dissipation	P_T	1.0	W
Operating temperature	T_{opr}	0 to $+70$	$^{\circ}\text{C}$
Storage temperature	T_{stg}	-55 to $+125$	$^{\circ}\text{C}$

Recommended DC Operating Conditions ($T_a = 0$ to $+70^{\circ}\text{C}$)

Parameter	Symbol	Min	Typ	Max	Unit	Notes
Supply voltage	V_{SS}	0	0	0	V	2
	V_{CC} (HM5165805A-5R)	3.15	3.3	3.6	V	1, 2
	V_{CC} (HM5164/65805A/AL-6/7)	3.0	3.3	3.6	V	1, 2
Input high voltage	V_{IH}	2.0	—	$V_{CC} + 0.3$	V	1
Input low voltage	V_{IL}	-0.3	—	0.8	V	1

Note: 1. All voltage referred to V_{SS} .
 2. The supply voltage with all V_{CC} pins must be on the same level. The supply voltage with all V_{SS} pins must be on the same level.

Datasheet Title

DC Characteristics

(Ta = 0 to +70°C, V_{CC} = 3.3 V ± 0.3 V, V_{SS} = 0 V) (HM5164805A Series)

		HM5164805A							
		-5R		-6		-7			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Test conditions
Operating current* ¹ , * ²	I _{CC1}	—	TBD	—	115	—	100	mA	t _{RC} = min
Standby current	I _{CC2}	—	TBD	—	2	—	2	mA	TTL interface RAS, CAS = V _{IH} Dout = High-Z
		—	TBD	—	1	—	1	mA	CMOS interface RAS, CAS ≥ V _{CC} − 0.2 V Dout = High-Z
Standby current (L-version)	I _{CC2}	—	TBD	—	300	—	300	μA	CMOS interface RAS, CAS ≥ V _{CC} − 0.2 V Dout = High-Z
RAS-only refresh current* ²	I _{CC3}	—	TBD	—	115	—	100	mA	t _{RC} = min
Standby current* ¹	I _{CC5}	—	TBD	—	5	—	5	mA	RAS = V _{IH} , CAS = V _{IL} Dout = enable
CAS-before-RAS refresh current	I _{CC6}	—	TBD	—	140	—	120	mA	t _{RC} = min
EDO page mode current* ¹ , * ³	I _{CC7}	—	TBD	—	110	—	95	mA	t _{HPC} = min
Battery backup current* ⁴ (Standby with CBR refresh) (L-version)	I _{CC10}	—	TBD	—	650	—	650	μA	CMOS interface Dout = High-Z, CBR refresh: t _{RC} = 31.3 μs t _{RAS} ≤ 0.3 μs
Self refresh mode current (L-version)	I _{CC11}	—	TBD	—	500	—	500	μA	CMOS interface RAS, CAS ≤ 0.2 V Dout = High-Z
Input leakage current	I _{LI}	TBD	TBD	−10	10	−10	10	μA	0 V ≤ Vin ≤ V _{CC} + 0.3 V
Output leakage current	I _{LO}	TBD	TBD	−10	10	−10	10	μA	0 V ≤ Vout ≤ V _{CC} Dout = disable
Output high voltage	V _{OH}	TBD	TBD	2.4	V _{CC}	2.4	V _{CC}	V	High Iout = −2 mA
Output low voltage	V _{OL}	TBD	TBD	0	0.4	0	0.4	V	Low Iout = 2 mA

Notes : 1. I_{CC} depends on output load condition when the device is selected. I_{CC} max is specified at the output open condition.

2. Address can be changed once or less while $\overline{\text{RAS}} = V_{IL}$.

3. Address can be changed once or less within one page mode cycle t_{HPC}.

4. V_{IH} ≥ V_{CC} − 0.2 V, 0 V ≤ V_{IL} ≤ 0.2 V.

DC Characteristics

(Ta = 0 to +70°C, V_{CC} = 3.3 V +0.3 V/−0.15 V, V_{SS} = 0 V) (HM5165805A-5R)

(Ta = 0 to +70°C, V_{CC} = 3.3 V ± 0.3 V, V_{SS} = 0 V) (HM5165805A/AL-6/7)

		HM5165805A							
		-5R		-6		-7			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Test conditions
Operating current* ¹ , * ²	I _{CC1}	—	195	—	165	—	145	mA	t _{RC} = min
Standby current	I _{CC2}	—	2	—	2	—	2	mA	TTL interface RAS, CAS = V _{IH} Dout = High-Z
		—	1	—	1	—	1	mA	CMOS interface RAS, CAS ≥ V _{CC} − 0.2 V Dout = High-Z
Standby current (L-version)	I _{CC2}	—	TBD	—	300	—	300	μA	CMOS interface RAS, CAS ≥ V _{CC} − 0.2 V Dout = High-Z
RAS-only refresh current* ²	I _{CC3}	—	195	—	165	—	145	mA	t _{RC} = min
Standby current* ¹	I _{CC5}	—	5	—	5	—	5	mA	RAS = V _{IH} , CAS = V _{IL} Dout = enable
CAS-before-RAS refresh current	I _{CC6}	—	170	—	140	—	120	mA	t _{RC} = min
EDO page mode current* ¹ , * ³	I _{CC7}	—	150	—	125	—	110	mA	t _{HPC} = min
Battery backup current* ⁴ (Standby with CBR refresh) (L-version)	I _{CC10}	—	TBD	—	650	—	650	μA	CMOS interface Dout = High-Z, CBR refresh: t _{RC} = 31.3 μs t _{RAS} ≤ 0.3 μs
Self refresh mode current (L-version)	I _{CC11}	—	TBD	—	500	—	500	μA	CMOS interface RAS, CAS ≤ 0.2 V Dout = High-Z
Input leakage current	I _{LI}	−10	10	−10	10	−10	10	μA	0 V ≤ Vin ≤ V _{CC} + 0.3 V
Output leakage current	I _{LO}	−10	10	−10	10	−10	10	μA	0 V ≤ Vout ≤ V _{CC} Dout = disable
Output high voltage	V _{OH}	2.4	V _{CC}	2.4	V _{CC}	2.4	V _{CC}	V	High Iout = −2 mA
Output low voltage	V _{OL}	0	0.4	0	0.4	0	0.4	V	Low Iout = 2 mA

Notes : 1. I_{CC} depends on output load condition when the device is selected. I_{CC} max is specified at the output open condition.

2. Address can be changed once or less while RAS = V_{IL}.

3. Address can be changed once or less within one page mode cycle t_{HPC}.

4. V_{IH} ≥ V_{CC} − 0.2 V, 0 V ≤ V_{IL} ≤ 0.2 V.

Datasheet Title

Capacitance

(Ta = 25°C, V_{CC} = 3.3 V +0.3 V/−0.15 V) (HM5165805A-5R)

(Ta = 25°C, V_{CC} = 3.3 V ± 0.3 V) (HM5164805A Series, HM5165805A/AL-6/7)

Parameter	Symbol	Typ	Max	Unit	Notes
Input capacitance (Address)	C _{I1}	—	5	pF	1
Input capacitance (Clocks)	C _{I2}	—	7	pF	1
Output capacitance (Data-in, Data-out)	C _{I/O}	—	7	pF	1, 2

Notes : 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2. $\overline{\text{RAS}}$ and $\overline{\text{CAS}} = V_{\text{IH}}$ to disable Dout.

AC Characteristics*¹, *², *¹⁷

(Ta = 0 to +70°C, V_{CC} = 3.3 V +0.3 V/−0.15 V, V_{SS} = 0 V) (HM5165805A-5R)

(Ta = 0 to +70°C, V_{CC} = 3.3 V ± 0.3 V, V_{SS} = 0 V) (HM5164805A Series, HM5165805A/AL-6/7)

Test Conditions

- Input rise and fall time: 2 ns
- Input levels: 0 V, 3.0 V
- Input timing reference levels: 0.8 V, 2.0 V
- Output timing reference levels: 0.8 V, 2.0 V
- Output load: 1 TTL gate + C_L (50 pF) (Including scope and jig) (HM5165805A-5R)
1 TTL gate + C_L (100 pF) (Including scope and jig) (HM5164805A Series, HM5165805A/AL-6/7)

Read, Write, Read-Modify-Write and Refresh Cycles (Common parameters)

		HM5164805A/HM5165805A							
		-5R		-6		-7			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Random read or write cycle time	t _{RC}	84	—	104	—	124	—	ns	
RAS precharge time	t _{RP}	30	—	40	—	50	—	ns	
CAS precharge time	t _{CP}	8	—	10	—	13	—	ns	
RAS pulse width	t _{RAS}	50	10000	60	10000	70	10000	ns	
CAS pulse width	t _{CAS}	8	10000	10	10000	13	10000	ns	
Row address setup time	t _{ASR}	0	—	0	—	0	—	ns	
Row address hold time	t _{RAH}	8	—	10	—	10	—	ns	
Column address setup time	t _{ASC}	0	—	0	—	0	—	ns	
Column address hold time	t _{CAH}	8	—	10	—	13	—	ns	
RAS to CAS delay time	t _{RCD}	12	37	20	45	20	52	ns	3
RAS to column address delay time	t _{RAD}	10	25	14	30	14	35	ns	4
RAS hold time	t _{RSH}	13	—	15	—	18	—	ns	
CAS hold time	t _{CSH}	40	—	48	—	58	—	ns	21
CAS to RAS precharge time	t _{CRP}	5	—	5	—	5	—	ns	
OE to Din delay time	t _{OED}	13	—	15	—	18	—	ns	5
OE delay time from Din	t _{DZO}	0	—	0	—	0	—	ns	6
CAS delay time from Din	t _{DZC}	0	—	0	—	0	—	ns	6
Transition time (rise and fall)	t _T	2	50	2	50	2	50	ns	7

Datasheet Title

Read Cycle

		HM5164805A/HM5165805A							
		-5R		-6		-7			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Access time from $\overline{\text{RAS}}$	t_{RAC}	—	50	—	60	—	70	ns	8, 9
Access time from $\overline{\text{CAS}}$	t_{CAC}	—	13	—	15	—	18	ns	9, 10, 16
Access time from address	t_{AA}	—	25	—	30	—	35	ns	9, 11, 16
Access time from $\overline{\text{OE}}$	t_{OEA}	—	13	—	15	—	18	ns	9
Read command setup time	t_{RCS}	0	—	0	—	0	—	ns	
Read command hold time to $\overline{\text{CAS}}$	t_{RCH}	0	—	0	—	0	—	ns	12
Read command hold time from $\overline{\text{RAS}}$	t_{RCHR}	50	—	60	—	70	—	ns	
Read command hold time to $\overline{\text{RAS}}$	t_{RRH}	5	—	0	—	0	—	ns	12
Column address to $\overline{\text{RAS}}$ lead time	t_{RAL}	25	—	30	—	35	—	ns	
Column address to $\overline{\text{CAS}}$ lead time	t_{CAL}	15	—	18	—	23	—	ns	
$\overline{\text{CAS}}$ to output in low-Z	t_{CLZ}	0	—	0	—	0	—	ns	
Output data hold time	t_{OH}	3	—	3	—	3	—	ns	20
Output data hold time from $\overline{\text{OE}}$	t_{OHO}	3	—	3	—	3	—	ns	
Output buffer turn-off time	t_{OFF}	—	15	—	15	—	15	ns	13, 20
Output buffer turn-off to $\overline{\text{OE}}$	t_{OEZ}	—	13	—	15	—	15	ns	13
$\overline{\text{CAS}}$ to Din delay time	t_{CDD}	13	—	15	—	18	—	ns	5
Output data hold time from $\overline{\text{RAS}}$	t_{OHR}	3	—	3	—	3	—	ns	20
Output buffer turn-off to $\overline{\text{RAS}}$	t_{OFR}	—	13	—	15	—	15	ns	13, 20
Output buffer turn-off to $\overline{\text{WE}}$	t_{WEZ}	—	13	—	15	—	15	ns	13
$\overline{\text{WE}}$ to Din delay time	t_{WED}	13	—	15	—	18	—	ns	
$\overline{\text{RAS}}$ to Din delay time	t_{RDD}	13	—	15	—	18	—	ns	

Write Cycle

		HM5164805A/HM5165805A							
		-5R		-6		-7			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Write command setup time	t_{WCS}	0	—	0	—	0	—	ns	14
Write command hold time	t_{WCH}	8	—	10	—	13	—	ns	
Write command pulse width	t_{WP}	8	—	10	—	10	—	ns	
Write command to $\overline{RAS}$ lead time	t_{RWL}	13	—	15	—	18	—	ns	
Write command to $\overline{CAS}$ lead time	t_{CWL}	10	—	10	—	13	—	ns	
Data-in setup time	t_{DS}	0	—	0	—	0	—	ns	
Data-in hold time	t_{DH}	8	—	10	—	13	—	ns	

Read-Modify-Write Cycle

		HM5164805A/HM5165805A							
		-5R		-6		-7			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Read-modify-write cycle time	t_{RWC}	111	—	149	—	175	—	ns	
$\overline{RAS}$ to $\overline{WE}$ delay time	t_{RWD}	67	—	78	—	91	—	ns	14
$\overline{CAS}$ to $\overline{WE}$ delay time	t_{CWD}	30	—	33	—	39	—	ns	14
Column address to $\overline{WE}$ delay time	t_{AWD}	42	—	48	—	56	—	ns	14
$\overline{OE}$ hold time from $\overline{WE}$	t_{OEh}	13	—	15	—	18	—	ns	

Refresh Cycle

		HM5164805A/HM5165805A							
		-5R		-6		-7			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
$\overline{CAS}$ setup time (CBR refresh cycle)	t_{CSR}	5	—	5	—	5	—	ns	
$\overline{CAS}$ hold time (CBR refresh cycle)	t_{CHR}	8	—	10	—	10	—	ns	
$\overline{WE}$ setup time (CBR refresh cycle)	t_{WRP}	0	—	0	—	0	—	ns	
$\overline{WE}$ hold time (CBR refresh cycle)	t_{WRH}	10	—	10	—	10	—	ns	
$\overline{RAS}$ precharge to $\overline{CAS}$ hold time	t_{RPC}	5	—	0	—	0	—	ns	

Datasheet Title

EDO Page Mode Cycle

		HM5164805A/HM5165805A							
		-5R		-6		-7			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
EDO page mode cycle time	t_{HPC}	20	—	25	—	30	—	ns	19
EDO page mode $\overline{RAS}$ pulse width	t_{RASP}	—	100000	—	100000	—	100000	ns	15
Access time from $\overline{CAS}$ precharge	t_{CPA}	—	28	—	35	—	40	ns	9, 16
$\overline{RAS}$ hold time from $\overline{CAS}$ precharge	t_{CPRH}	28	—	35	—	40	—	ns	
Output data hold time from $\overline{CAS}$ low	t_{DOH}	3	—	3	—	3	—	ns	9
$\overline{CAS}$ hold time referred $\overline{OE}$	t_{COL}	8	—	10	—	13	—	ns	
$\overline{CAS}$ to $\overline{OE}$ setup time	t_{COP}	8	—	10	—	10	—	ns	
Read command hold time from $\overline{CAS}$ precharge	t_{RCHC}	28	—	35	—	40	—	ns	
Write pulse width during $\overline{CAS}$ precharge	t_{WPE}	8	—	10	—	10	—	ns	
$\overline{OE}$ precharge time	t_{OEP}	8	—	10	—	10	—	ns	

EDO Page Mode Read-Modify-Write Cycle

		HM5164805A/HM5165805A							
		-5R		-6		-7			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
EDO page mode read- modify-write cycle time	t_{HPRWC}	57	—	68	—	79	—	ns	
$\overline{WE}$ delay time from $\overline{CAS}$ precharge	t_{CPW}	45	—	54	—	62	—	ns	14

Refresh (HM5164805A Series)

Parameter	Symbol	Max	Unit	Notes
Refresh period	t_{REF}	64	ms	8192 cycles
Refresh period (L-version)	t_{REF}	128	ms	8192 cycles

Refresh (HM5165805A Series)

Parameter	Symbol	Max	Unit	Notes
Refresh period	t_{REF}	64	ms	4096 cycles
Refresh period (L-version)	t_{REF}	128	ms	4096 cycles

Self Refresh Mode (L-version)

		HM5164805AL/HM5165805AL							
		-5R		-6		-7			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
RAS pulse width (self refresh)	t _{RASS}	TBD	—	100	—	100	—	μs	
RAS precharge time (self refresh)	t _{RPS}	TBD	—	110	—	130	—	ns	
CAS hold time (self refresh)	t _{CHS}	TBD	—	−50	—	−50	—	ns	

- Notes:
1. AC measurements assume $t_t = 2$ ns.
 2. An initial pause of 200 μs is required after power up followed by a minimum of eight initialization cycles (any combination of cycles containing $\overline{RAS}$ -only refresh or $\overline{CAS}$ -before- $\overline{RAS}$ refresh).
 3. Operation with the t_{RCD} (max) limit insures that t_{RAC} (max) can be met, t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC} .
 4. Operation with the t_{RAD} (max) limit insures that t_{RAC} (max) can be met, t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (max) limit, then access time is controlled exclusively by t_{AA} .
 5. Either t_{OED} or t_{CDD} must be satisfied.
 6. Either t_{DZO} or t_{DZC} must be satisfied.
 7. V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} (min) and V_{IL} (max).
 8. Assumes that $t_{RCD} \leq t_{RCD}$ (max) and $t_{RAD} \leq t_{RAD}$ (max). If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
 9. Measured with a load circuit equivalent to 1 TTL loads and 50 pF (HM5165805A-5R) and 1 TTL loads and 100 pF (HM5164805A Series, HM5165805A/AL-6/7).
 10. Assumes that $t_{RCD} \geq t_{RCD}$ (max) and $t_{RCD} + t_{CAC}$ (max) $\geq t_{RAD} + t_{AA}$ (max).
 11. Assumes that $t_{RAD} \geq t_{RAD}$ (max) and $t_{RCD} + t_{CAC}$ (max) $\leq t_{RAD} + t_{AA}$ (max).
 12. Either t_{RCH} or t_{RRH} must be satisfied for a read cycles.
 13. t_{OFF} (max), t_{OEZ} (max), t_{WEZ} (max) and t_{OFR} (max) define the time at which the outputs achieve the open circuit condition and are not referred to output voltage levels.
 14. t_{WCS} , t_{RWD} , t_{CWD} , t_{AWD} and t_{CPW} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if $t_{WCS} \geq t_{WCS}$ (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if $t_{RWD} \geq t_{RWD}$ (min), $t_{CWD} \geq t_{CWD}$ (min), and $t_{AWD} \geq t_{AWD}$ (min), or $t_{CWD} \geq t_{CWD}$ (min), $t_{AWD} \geq t_{AWD}$ (min) and $t_{CPW} \geq t_{CPW}$ (min), the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
 15. t_{RASP} defines $\overline{RAS}$ pulse width in EDO page mode cycles.
 16. Access time is determined by the longest among t_{AA} , t_{CAC} and t_{CPA} .
 17. All the V_{CC} and V_{SS} pins shall be supplied with the same voltages.
 18. In delayed write or read-modify-write cycles, $\overline{OE}$ must disable output buffer prior to applying data to the device.
 19. t_{HPC} (min) can be achieved during a series of EDO page mode write cycles or EDO page mode read cycles. If both write and read operation are mixed in a EDO page mode $\overline{RAS}$ cycle (EDO page mode mix cycle (1), (2)), minimum value of $\overline{CAS}$ cycle ($t_{CAS} + t_{CP} + 2 t_t$) becomes greater than the specified t_{HPC} (min) value. The value of $\overline{CAS}$ cycle time of mixed EDO page mode is shown in EDO page mode mix cycle (1) and (2).

Datasheet Title

20. Data output turns off and becomes high impedance from later rising edge of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$.
Hold time and turn off time are specified by the timing specifications of later rising edge of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ between t_{OHR} and t_{OH} and between t_{OFR} and t_{OFF} .
21. t_{CSH} (min) can be achieved when $t_{\text{RCD}} \leq t_{\text{CSH}}$ (min) – t_{CAS} (min).
22. Please do not use t_{RASS} timing, $10 \mu\text{s} \leq t_{\text{RASS}} \leq 100 \mu\text{s}$. During this period, the device is in transition state from normal operation mode to self refresh mode. If $t_{\text{RASS}} > 100 \mu\text{s}$, then $\overline{\text{RAS}}$ precharge time should use t_{RPS} instead of t_{RP} .
23. CBR burst refresh or 4096 cycles of distributed CBR refresh with $15.6 \mu\text{s}$ interval should be executed within 64 ms immediately after exiting from and before entering into the self refresh mode.
24. Repetitive self refresh mode without refreshing all memory is not allowed. Once you exit from self refresh mode, all memory cells need to be refreshed before re-entering the self refresh mode again.
25. XXX: H or L (H: V_{IH} (min) $\leq V_{\text{IN}} \leq V_{\text{IH}}$ (max), L: V_{IL} (min) $\leq V_{\text{IN}} \leq V_{\text{IL}}$ (max))
/////: Invalid Dout
When the address, clock and input pins are not described on timing waveforms, their pins must be applied V_{IH} or V_{IL} .


The diagram illustrates the timing relationships for a 2D array memory device. The signals shown are $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, Address, $\overline{\text{WE}}$, Din , $\overline{\text{OE}}$, and Dout . The Address bus is divided into Row and Column phases. The Din signal is shown in a high-impedance (High-Z) state during the Row phase. The Dout signal is shown in a high-impedance state during the Column phase.

Key timing parameters are indicated by arrows:


- t_{RC} : Total Row Cycle time.
- t_{RAS} : RAS pulse width.
- t_{RP} : RAS precharge time.
- t_{CSH} : CAS-to-RAS setup time.
- t_{CRP} : CAS-to-RAS precharge time.
- t_{RCD} : Row to Column Delay time.
- t_{RSH} : Row to Column Setup time.
- t_{CAS} : CAS pulse width.
- t_{RAD} : Row Address Delay time.
- t_{RAL} : Row Address Latency time.
- t_{CAL} : Column Address Latency time.
- t_{ASC} : Column Address Setup time.
- t_{CAH} : Column Address Hold time.
- t_{ASR} : Address Setup time.
- t_{RAH} : Row Address Hold time.
- t_{RCHS} : Row to Column Hold time.
- t_{RCH} : Row to Column time.
- t_{RRH} : Row to Column Hold time.
- t_{DZC} : Data to Column Delay time.
- t_{DZO} : Data to Column Offset time.
- t_{OEZ} : Output Enable to Column Offset time.
- t_{CAC} : Column Address to Column Offset time.
- t_{AA} : Array Access time.
- t_{RAC} : Row Address to Column Offset time.
- t_{CLZ} : Column Latency time.
- t_{CDD} : Column to Data Delay time.
- t_{RDD} : Row to Data Delay time.
- t_{WED} : Write Enable to Data Delay time.
- t_{OED} : Output Enable to Data Delay time.
- t_{WEZ} : Write Enable to Column Offset time.
- t_{OH} : Output Hold time.
- t_{OFR} : Output to Row Offset time.
- t_{OHR} : Output to Row Offset time.
- t_{OFF} : Output to Column Offset time.
- t_{OHO} : Output to Column Offset time.

Datasheet Title


Early Write Cycle




Delayed Write Cycle*¹⁸



Read-Modify-Write Cycle*¹⁸





$\overline{\text{RAS}}$ -Only Refresh Cycle




Datasheet Title


$\overline{\text{CAS}}$ -Before- $\overline{\text{RAS}}$ Refresh Cycle








EDO Page Mode Read Cycle (2)




Datasheet Title

EDO Page Mode Early Write Cycle




EDO Page Mode Delayed Write Cycle*18




Datasheet Title

EDO Page Mode Read-Modify-Write Cycle*18




EDO Page Mode Mix Cycle (1)*¹⁹



EDO Page Mode Mix Cycle (2)*¹⁹



Self Refresh Cycle (L-version)*22, 23, 24




Datasheet Title

Package Dimensions

HM5164805AJ/ ALJ Series
HM5165805AJ/ ALJ Series (CP-32DC)

Unit: mm




Dimension including the plating thickness
Base material dimension

Hitachi Code	CP-32DC
JEDEC	—
EIAJ	Conforms
Weight (reference value)	1.2 g

HM5164805ATT/ALTT Series

HM5165805ATT/ALTT Series (TTP-32DC)



When using this document, keep the following in mind:

1. This document may, wholly or partially, be subject to change without notice.
2. All rights are reserved: No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without Hitachi's permission.
3. Hitachi will not be held responsible for any damage to the user that may result from accidents or any other reasons during operation of the user's unit according to this document.
4. Circuitry and other examples described herein are meant merely to indicate the characteristics and performance of Hitachi's semiconductor products. Hitachi assumes no responsibility for any intellectual property claims or other problems that may result from applications based on the examples described herein.

Datasheet Title

5. No license is granted by implication or otherwise under any patents or other rights of any third party or Hitachi, Ltd.
6. **MEDICAL APPLICATIONS:** Hitachi's products are not authorized for use in **MEDICAL APPLICATIONS** without the written consent of the appropriate officer of Hitachi's sales company. Such use includes, but is not limited to, use in life support systems. Buyers of Hitachi's products are requested to notify the relevant Hitachi sales offices when planning to use the products in **MEDICAL APPLICATIONS**.

HITACHI

Hitachi, Ltd.

Semiconductor & IC Div.
Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100, Japan
Tel: Tokyo (03) 3270-2111
Fax: (03) 3270-5109

For further information write to:

Hitachi America, Ltd.
Semiconductor & IC Div.
2000 Sierra Point Parkway
Brisbane, CA. 94005-1835
U S A
Tel: 415-589-8300
Fax: 415-583-4207

Hitachi Europe GmbH
Continental Europe
Dornacher Straße 3
D-85622 Feldkirchen
München
Tel: 089-9 91 80-0
Fax: 089-9 29 30-00

Hitachi Europe Ltd.
Electronic Components Div.
Northern Europe Headquarters
Whitebrook Park
Lower Cookham Road
Maidenhead
Berkshire SL6 8YA
United Kingdom
Tel: 01628-585000
Fax: 01628-585160

Hitachi Asia Pte. Ltd.
16 Collyer Quay #20-00
Hitachi Tower
Singapore 049318
Tel: 535-2100
Fax: 535-1533

Hitachi Asia (Hong Kong) Ltd.
Unit 706, North Tower,
World Finance Centre,
Harbour City, Canton Road
Tsim Sha Tsui, Kowloon
Hong Kong
Tel: 27359218
Fax: 27306071

Copyright © Hitachi, Ltd., 1997. All rights reserved. Printed in Japan.

Revision Record

Rev.	Date	Contents of Modification	Drawn by	Approved by
0.0	Oct. 13, 1995	Initial issue	S. Ikenaga	J. Kitano
0.1	Apr. 30, 1996	Change format Unification of HM5164805A Series and HM5165805A Series Addition of HM5164805A/HM5165805A-5 Series Addition of HM5164805AJ/ALJ Series, HM5165805AJ/ALJ Series (CP-32DC) Pin Descriptions Addition of Row/Refresh address and Column address to address input Addition of Block Diagrams DC Characteristics (HM5164805A) I_{CC1} max: 105/95 mA to TBD/135/115 mA I_{CC3} max: 105/95 mA to TBD/135/115 mA I_{CC6} max: 105/95 mA to TBD/150/130 mA I_{CC7} max: 105/95 mA to TBD/145/125 mA Addition of note 4 DC Characteristics (HM5165805A) I_{CC1} max: 145/135 mA to TBD/185/165 mA I_{CC3} max: 125/110 mA to TBD/185/165 mA I_{CC6} max: 125/110 mA to TBD/150/130 mA I_{CC7} max: 125/110 mA to TBD/145/125 mA Addition of note 4 AC Characteristics t_{RCD} max: 38/45 ns to TBD/45/52 ns t_{COP} min: 5/5 ns to TBD/10/10 ns Addition of t_{WPE} and t_{OEP} t_{HPRWC} min: 79/90 ns to TBD/68/79 ns Addition of notes 20 to 24 Change of notes 3 and 13 Timing waveforms Addition of t_{WPE} and t_{OEP} timings Deletion of note: $t_{OEH} \geq t_{CWL}$	S. Ikenaga	J. Kitano
0.2	Jun. 12, 1996	AC Characteristics Change of notes 18 and 25 Timing waveforms Deletion of notes about undefined pins	S. Ikenaga	J. Kitano
0.3	Jan. 22, 1997	Power dissipation TBD/540/468 mW to TBD/414/360 mW (max) (HM5164805A Series) TBD/648/576 mW to TBD/594/522 mW (max) (HM5165805A Series)	J. Kitano	J. Kitano

Datasheet Title

Revision Record (cont)

Rev.	Date	Contents of Modification	Drawn by	Approved by
0.3	Jan. 22, 1997	DC Characteristics (HM5164805A Series) $I_{CC1}(\text{max})$: TBD/135/115 mA to TBD/115/100 mA $I_{CC3}(\text{max})$: TBD/135/115 mA to TBD/115/100 mA $I_{CC6}(\text{max})$: TBD/150/130 mA to TBD/140/120 mA $I_{CC7}(\text{max})$: TBD/145/125 mA to TBD/110/95 mA I_{LO} test conditions: $0 \text{ V} \leq V_{out} \leq V_{CC} + 0.3$ to $0 \text{ V} \leq V_{out} \leq V_{CC}$ DC Characteristics (HM5165805A Series) $I_{CC1}(\text{max})$: TBD/185/165 mA to TBD/165/145 mA $I_{CC3}(\text{max})$: TBD/185/165 mA to TBD/165/145 mA $I_{CC6}(\text{max})$: TBD/150/130 mA to TBD/140/120 mA $I_{CC7}(\text{max})$: TBD/145/125 mA to TBD/125/110 mA I_{LO} test conditions: $0 \text{ V} \leq V_{out} \leq V_{CC} + 0.3$ to $0 \text{ V} \leq V_{out} \leq V_{CC}$ AC Characteristics Change of note 20	J. Kitano	J. Kitano
1.0	Sep.12, 1997	Deletion of preliminary Power dissipation Standby mode (L-version): TBD to 1.08 mW(max) DC Characteristics (HM5165805A Series) $I_{CC2}(\text{max})(\text{L-version})$: TBD/TBD/TBD μA to TBD/300/300 μA $I_{CC10}(\text{max})$: TBD/TBD/TBD μA to TBD/650/650 μA $I_{CC11}(\text{max})$: TBD/TBD/TBD μA to TBD/500/500 μA AC Characteristics $t_{RAD}(\text{min})$: TBD/15/15 ns to TBD/14/15 ns $t_{RWL}(\text{min})$: TBD/10/13 ns to TBD/15/18 ns $t_{REF}(\text{L-version})$ (HM5164805A Series) 128 ms to TBD (for suspension of L-version), Correct errors (HM5164805A Series) $t_{REF}(\text{L-version})$: 4096 cycles to 8192 cycles	M. Tsunozaki	M. Saeki
2.0	Oct. 30, 1997	Deletion of HM5164805A/HM5165805A-5 Series Addition of HM5165805A-5R Addition of specification for HM5164805AL Power dissipation TBD/594/522 mW to 702/594/522 mW (HM5165805A) Recommended DC Operating Conditions Addition of V_{CC} (HM5165805A-5R): 3.15/3.3/3.6 V DC Characteristics (HM5164805A Series) $I_{CC2} \text{ max}$: TBD/TBD/TBD to TBD/300/300 μA $I_{CC10} \text{ max}$: TBD/TBD/TBD to TBD/650/650 μA $I_{CC11} \text{ max}$: TBD/TBD/TBD to TBD/500/500 μA		

Revision Record (cont)

Rev.	Date	Contents of Modification	Drawn by	Approved by
2.0	Oct. 30, 1997	AC Characteristics Test conditions Addition of output load condition (-5R): 1 TTL gate + C_L (50pF) t_{RAD} min: TBD/14/15 ns to 10/14/14 ns t_{REF} (L-version) (8k refresh): TBD to 128 ms Change of note 9 Timing waveforms Correct error of EDO page mode mix cycle (1)		