131,072-word × 16-bit × 2-bank Synchronous Dynamic RAM

HITACHI

Rev. 1.0 Nov. 18, 1994

All inputs and outputs are referred to the rising edge of the clock input. The HM5241605 is offered in 2 banks for improved performance.

Features


- 3.3V Power supply
- Clock frequency
 66 MHz/57 MHz/50 MHz
- LVTTL interface
- Single pulsed RAS
- 2 Banks can operates simultaneously and independently
- Burst read/write operation and burst read/single write operation capability
- Programmable burst length 1/2/4/8/full page
- Programmable burst sequence Sequential/interleave
- Full page burst length capability Sequential burst burst stop capability
- Programmable CAS latency 1/2/3
- Byte control by DQMU and DQML
- 1024 refresh cycles: 16 ms
- · 2 variations of refresh
 - Auto refresh
 - Self refresh

Ordering Information

Type No.	Frequenc	y Package
HM5241605TT-20	50 MHz	400-mil 50-pin
HM5241605TT-17	57 MHz	plasticTSOP II
HM5241605TT-15	66 MHz	(TTP-50D)




Pin Arrangement



Pin Description

Pin name	Function
A0 A9	Address input — Row address A0 – A8 — Column address A0 – A7 — Bank select address A9
1/00 – 1/015	Data-input/output
CS	Chip select
RAS	Row address strobe command
ÇAS	Column address strobe command
WE	Write enable command
DQMU DQML	Upper byte input/output mask Lower byte input/output mask
CLK	Clock input
CKE	Clock enable
Vcc	Power for internal circuit (3.3 V)
V _{SS}	Ground for internal circuit
V _{CC} Q	Power for I/O pin (3.3 V)
V _{SS} Q	Ground for I/O pin
NC	No connection

Block Diagram



Pin Functions

CLK (input pin):

CLK is the master clock input to this pin. The other input signals are referred at CLK rising edge.

• $\overline{\text{CS}}$ (input pin):

When \overline{CS} is Low, the command input cycle becomes valid. When \overline{CS} is High, all inputs are ignored. However, internal operations (bank active, burst operations, etc.) are held.

• RAS, CAS, and WE (input pins):

Although these pin names are the same as those of conventional DRAMs, they function in a different way. These pins define operation commands (read, write, etc.) depending on the combination of their voltage levels. For details, refer to the command operation section.

• A0 to A8 (input pins):

Row address (AX0 to AX8) is determined by A0 to A8 level at the bank active command cycle CLK rising edge. Column address (AY0 to AY7) is determined by A0 to A7 level at the read or write command cycle CLK rising edge. And this column address becomes burst access start address. A8 defines the precharge mode. When A8 = High at the precharge command cycle, both banks are precharged. But when A8 = Low at the precharge command cycle, only the bank that is selected by A9 (BS) is precharged.

A9 (input pin):

A9 is a bank select signal (BS). The memory array of the HM5241605 is divided into bank 0 and bank 1, both which contain 512 row \times 256 column \times 16 bits. If A9 is Low, bank 0 is selected, and if A9 is High, bank 1 is selected.

CKE (input pin):

This pin determines whether or not the next CLK is valid. If CKE is High, the next CLK rising edge is valid. If CKE is Low, the next CLK rising edge is invalid. This pin is used for power-down and clock suspend modes.

DQMU/DQML (input pins):

DQMU controls upper byte and DQML controls lower byte input/output buffers.

Read operation: If DQMU/DQML is High, the output buffer becomes High-Z. If the DQMU/DQML is Low, the output buffer becomes Low-Z.

Write operation: If DQMU/DQML is High, the previous data is held (the new data is not written). If DQMU/DQML is Low, the data is written.

• I/O0 to I/O15 (I/O pins):

Data is input to and output from these pins. These pins are the same as those of a conventional DRAM.

- V_{CC} and V_{CC}Q (power supply pins):
 - 3.3 V is applied. (V_{CC} is for the internal circuit and $V_{CC}Q$ is for the output buffer.)
- V_{SS} and V_{SS}Q (power supply pins):

Ground is connected. (V_{SS} is for the internal circuit and $V_{SS}Q$ is for the output buffer.)

Command Operation

Command Truth Table

The synchronous DRAM recognizes the following commands specified by the \overline{CS} , \overline{RAS} , \overline{CAS} , \overline{WE} and address pins.

Function	Symbol	CKE n - 1	n	CS	RAS	CAS	WE	A 9	A8	A7 -0
Ignore command	DESL	Н	Х	Н	Х	Х	×	Х	Х	Х
No operation	NOP	Н	Х	L	Н	Н	Н	Х	Х	X
Burst stop in full page	BST	Н	X	L	Н	Н	L	Х	X	X
Column address and read command	READ	H	Х	L	Н	L	Н	٧	L	٧
Read with auto-precharge	READ A	Н	Х	L	Н	L	Н	٧	н	٧
Column address and write command	WRIT	Н	Х	L	Н	L	L	٧	L	V
Write with auto-precharge	WRIT A	Н	Х	L	Н	L	L	٧	Н	٧
Row address strobe and bank act.	ACTV	Н	Х	L	L	Н	Н	٧	٧	٧
Precharge select bank	PRE	Н	X	L	L	Н	L	٧	L	X
Precharge all bank	PALL	Н	X	L	L	Н	L	Х	Н	X
Refresh	REF/SELF	Н	٧	L.	L	L	Н	Х	Х	Х
Mode register set	MRS	Н	X	L	L	L	L	L	L	٧

Note: H: V_{IH}, L: V_{IL}, X: V_{IH} or V_{IL}, V: Valid address input

Ignore command [DESL]:

When this command is set (CS is High), the synchronous DRAM ignore command input at the clock. However, the internal status is held.

No operation [NOP]:

This command is not an execution command. However, the internal operations continue.

•Burst stop in full-page [BST]:

This command stops a full-page burst operation (burst length = full-page(256)), and is illegal otherwise. Full page burst continues until this command is input. When data input/output is completed for a full-page of data (256), it automatically returns to the start address, and input/output is performed repeatedly.

 Column address strobe and read command [READ]:

This command starts a read operation. In addition, the start address of burst read is determined by the column address (AY0-AY7) and the bank select address (BS). After the read operation, the output buffer becomes High-Z.

• Read with auto-precharge [READ A]:

This command automatically performs a precharge operation after a burst read with a burst length of 1, 2, 4, or 8. When the burst length is full-page(256), this command is illegal.

 Column address strobe and write command [WRIT]:

This command starts a write operation. When the burst write mode is selected, the column address (AY0 to AY7) and the bank select address (A9) become the burst write start address. When the single write mode is selected, data is only written to the location specified by the column address (AY0 to AY7) and the bank select address (A9).

Write with auto-precharge [WRIT A]:

This command automatically performs a precharge operation after a burst write with a length of 1, 2, 4, or 8, or after a single write operation. When the burst length is full-page(256), this command is illegal.

Row address strobe and bank activate [ACTV]:

This command activates the bank that is selected by A9(BS) and determines the row address (AX0-AX8). When A9 is Low, bank 0 is activated. When A9 is High, bank 1 is activated. Precharge selected bank [PRE]:

This command starts precharge operation for the bank selected by A9. If A9 is Low, bank 0 is selected. If A9 is High, bank 1 is selected.

Precharge all banks [PALL]:

This command starts a precharge operation for all banks.

• Refresh [REF/SELF]:

This command starts the refresh operation. There are two types of refresh operation, the one is auto-refresh, and the other is self-refresh. For details, refer to the CKE truth table section.

Mode register set [MRS]:

Synchronous DRAM has a mode register that defines how it operates. The mode register is specified by the address pins (A0-A9) at the mode register set cycle. For details, refer to the mode register configuration. After power on, the contents of the mode register are undefined, execute the mode register set command to set up the mode register.

DQM Truth Table

		CKE		DQM	
Function	Symbol	n - 1	n	U	L
Upper byte write enable/output enable	ENBU	Н	Х	L	Х
Lower byte write enable/output enable	ENBL	Н	×	х	L
Upper byte write inhibit/output disable	MASKU	Н	×	Н	×
Lower byte write inhibit/output disable	MASKL	Н	×	×	Н

Note: H: V_{IH}, L: V_{IL}, X: V_{IH} or V_{IL},

The HM5241605 series can mask input/output data by means of DQMU and DQML. DQMU masks the upper byte and DQML masks the lower byte.

During reading, the output buffer is set to Low-Z by setting DQMU/DQML to Low, enabling data output. On the other hand, when DQMU/DQML is set to High, the output buffer becomes High-Z, disabling data output.

During writing, data is written by setting DQMU/DQML to Low. When DQMU/DQML is set to High, the previous data is held (the new data is not written). Desired data can be masked during burst read or burst write by setting DQMU/DQML. For details, refer to the DQM control section of the HM5241605 operating instructions.

CKE Truth Table

Current state	Function		CKE n - 1	n	CS	RAS	CAS	WE	Address
Active	Clock suspend mode entry		Н	L	Х	Х	Х	Х	х
Any	Clock suspend		L	L	Х	Х	X	X	Х
Clock suspend	Clock suspend mode exit		L	Н	Х	Х	Х	Х	Х
ldle	Auto-refresh command	REF	н	Н	L	L	L	Н	Х
ldie	Self-refresh entry	SELF	Н	L	L	L	L	Н	Х
Idle	Power down entry		Н	L	L	Н	Н	Н	Х
			Н	L	Н	Х	Х	Х	Х
Self refresh	Self refresh exit	SELFX	L	Н	L	Н	Н	Н	Х
			L	Н	н	Х	X	Х	Х
Power down	Power down exit		L	Н	L	Н	Н	Н	Х
			L	Н	Н	Х	Х	X	Х

Note: H: VIH. L: VIL. X: VIH or VIL.

Clock suspend mode entry:

The synchronous DRAM enters clock suspend mode from active mode by setting CKE to Low. The clock suspend mode changes depending on the current status (1 clock before) as shown below.

ACTIVE clock suspend:

This suspend mode ignores inputs after the next clock by internally maintaining the bank active status.

READ suspend and READ A suspend:

The data being output is held (and continues to be output).

WRITE suspend and WRIT A suspend:

In this mode, external signals are not accepted. However, the internal state is held.

Clock suspend:

During clock suspend mode, keep the CKL to Low.

Clock suspend mode exit:

The synchronous DRAM exits from clock suspend mode by setting CKE to High during the clock suspend state.

• IDLE:

In this state, all banks are not selected, and completed precharge operation.

• Auto-refresh command [REF]:

When this command is input from the IDLE state, the synchronous DRAM starts auto-refresh operation. (The auto-refresh is the same as the CBR refresh of conventional DRAMs.) During the auto-refresh operation, refresh address and bank select address are generated inside the synchronous DRAM. For every auto-refresh cycle, the internal address counter is updated. Accordingly, 1,024 times are required to refresh the entire memory. Before executing the auto-refresh command, all the banks must be in the IDLE state. In addition, since the precharge for all banks is automatically performed after auto-refresh, no precharge command is required after auto-refresh.

Self-refresh entry [SELF]:

When this command is input during the IDLE state, the synchronous DRAM starts self-refresh operation. After the execution of this command, self-refresh continues while CKE is Low. Since self-refresh is performed internally and automatically, external refresh operations are unnecessary.

Power down mode entry:

When this command is executed during the IDLE state, the synchronous DRAM enters power down mode. In power down mode, power consumption is suppressed by cutting off the initial input circuit.

Function Truth Table

The following table shows the operations that are performed when each command is issued in each mode of the synchronous DRAM.

· Self-refresh exit:

When this command is executed during self-refresh mode, the synchronous DRAM can exit from self-refresh mode. After exiting from self-refresh mode, the synchronous DRAM enters the IDLE state.

Power down exit:

When this command is executed at the power down mode, the synchronous DRAM can exit from power down mode. After exiting from power down mode, the synchronous DRAM enters the IDLE state.

CS	RAS	CAS	WE	Address	Command	Operation
Н	Х	X	Х	X	DESL	Enter IDLE after tRP
L	Н	Н	Н	X	NOP	Enter IDLE after tRP
L	н	н	L	X	BST	ILLEGAL
L	Н	L	Н	BA, CA, A8	READ/READ A	ILLEGAL
L	Н	L	L	BA, CA, A8	WRITWRIT A	ILLEGAL
L	L	Н	н	BA, RA	ACTV	ILLEGAL
L	L	Н	L	BA, A8	PRE, PALL	ILLEGAL
L	L	L	Н	х	REF, SELF	ILLEGAL
L	L	L	L	MODE	MRS	ILLEGAL
Н	Х	X	X	×	DESL	NOP
L	Н	Н	Н	х	NOP	NOP
L	Н	Н	L	Х	BST	NOP
L	Н	L	Н	BA, CA, A8	READ/READ A	ILLEGAL
L	Н	L	L	BA, CA, A8	WRITWRIT A	ILLEGAL
L	L	Н	Н	BA, RA	ACTV	Bank and row active
L	L	Н	L	BA, A8	PRE, PALL	NOP
	H L L L L L H	H X L H L H L L L L L L L L L L H L H L H L	H X X L H H L H L L H L L L H L L L L L L L L	H X X X X L H H H L H L L H L L H H L L H L L H L L H L L H L L H L L H L L H L L H L L H L L H L L H L L H L L H L H H L H H L H H L H H L H H L H H	H X X X X X L H H H X L H L X L H L H BA, CA, A8 L L H H BA, RA L L H L BA, A8 L L L H X L L H X L L L X L H X L L L BA, CA, A8 L L L H X L L L BA, A8 L L L BA, CA, A8	H X X X X X DESL L H H H X NOP L H H L X BST L H L H BA, CA, A8 READ/READ A L H L BA, CA, A8 WRIT/WRIT A L L H H BA, A8 PRE, PALL L L L H X REF, SELF L L L MODE MRS H X X X X DESL L H H H X NOP L H H L X BST L H L H BA, CA, A8 READ/READ A L H L BA, CA, A8 WRIT/WRIT A L H L BA, CA, A8 WRIT/WRIT A

Function Truth Table (cont)

Current state	CS	RAS	CAS	WE	Address	Command	Operation
idle	L	L	L	Н	Х	REF, SELF	Refresh
	L	L	L	L	MODE	MRS	Mode register set
Row active	Н	X	X	Х	×	DESL	NOP
	L	Н	Н	Н	×	NOP	NOP
	L	Н	Н	L	X	BST	NOP
	L	Н	L	н	BA, CA, A8	READ/READ A	Begin read
	L	Н	L	L	BA, CA, A8	WRITWRIT A	Begin write
	L	L	Н	Н	BA, RA	ACTV	Other bank active*3 ILLEGAL on same bank
	L	L	Н	L	BA, A8	PRE, PALL	Precharge
	L	L	L	Н	×	REF, SELF	ILLEGAL
	L	L	L	L	MODE	MRS	ILLEGAL
Read	Н	Х	X	Х	×	DESL	Continue burst to end
	L	Н	Н	Н	X	NOP	Continue burst to end
	L	Н	Н	L	X	BST	Burst stop to full page
	L	Н	L	н	BA, CA, A8	READ/READ A	Continue burst read to CAS latency and New read
	L	Н	L	L	BA, CA, A8	WRITWRIT A	Term burst read/start write
	L	L	Н	Н	BA, RA	ACTV	Other bank active*3 ILLEGAL on same bank
	L	L	Н	L	BA, A8	PRE, PALL	Term burst read and Precharge
	L	L	L	Н	Х	REF, SELF	ILLEGAL
	L	L	L	L	MODE	MRS	ILLEGAL
Read with auto-precharge	Н	Х	X	X	X	DESL	Continue burst to end and precharge
	L	Н	Н	Н	X	NOP	Continue burst to end and precharge
	L	Н	Н	L	X	BST	ILLEGAL
	L	Н	L	Н	BA, CA, A8	READ/READ A	ILLEGAL
	L	Н	L	L	BA, CA, A8	WRITWRIT A	ILLEGAL
	L	L	Н	Н	BA, RA	ACTV	Other bank active*3 ILLEGAL on same bank
	1		Н	L	BA, A8	PRE, PALL	ILLEGAL
	L	L			,		
	L	L	L	H	X	REF, SELF	ILLEGAL

Function Truth Table (cont.)

Current state	cs	RAS	CAS	WE	Address	Command	Operation
Write	Н	Х	Х	Х	×	DESL	Continue burst to end
	L	Н	Н	Н	X	NOP	Continue burst to end
	L	Н	Н	L	×	BST	Burst stop on full page
	L	Н	L	Н	BA, CA, A8	READ/READ A	Term burst and New read
	L	Н	L	L	BA, CA, A8	WRITWRIT A	Term burst and New write
	L	L	Н	Н	BA, RA	ACTV	Other bank active*3 ILLEGAL on same bank
	L	L	Н	L	BA, A8	PRE, PALL	Term burst write an Precharge ⁵²
	L	L	L	н	×	REF, SELF	ILLEGAL
	L	L	L	L	MODE	MRS	ILLEGAL
Write with auto-precharge	Н	Х	X	X	x	DESL	Continue burst to end and precharge
	L	Н	Н	Н	X	NOP	Continue burst to end
							and precharge
	L	Н	Н	L	Х	BST	ILLEGAL
	L	Н	i_	Н	BA, CA, A8	READ/READ A	ILLEGAL
	L	Н	L	L	BA, CA, A8	WRITWRIT A	ILLEGAL
	L	L	Н	Н	BA, RA	ACTV	Other bank active"3
	L	L	н	L	BA, A8	PRE, PALL	ILLEGAL on same bank ILLEGAL
	L	L	L	Н	X	REF, SELF	ILLEGAL
	L	L	L	L	MODE	MRS	ILLEGAL
Refresh	Н	Х	X	Х	X	DESL	Enter IDLE after tRC
(auto-refresh)	L	Н	Н	Н	×	NOP	Enter IDLE after tRC
	L	Н	Н	L	×	BST	Enter IDLE after tRC
	L	Н	L	Н	BA, CA, A8	READ/READ A	ILLEGAL
	L	Н	L	L	BA, CA, A8	WRITWRIT A	ILLEGAL
	L	L	Н	Н	BA, RA	ACTV	ILLEGAL
	L	L	Н	L	BA, A8	PRE, PALL	ILLEGAL
	L	L	L	Н	×	REF, SELF	ILLEGAL
	L	L	L	L	MODE	MRS	ILLEGAL

Notes 1. H: V_{IH} . L: V_{IL} . X: V_{IH} or V_{IL} . The other combinations are inhibit.

- 2. An interval of tRWL is required between the final valid data input and the precharge command.
- 3. If t_{RRD} is not satisfied, this operation is illegal.

From [PRECHARGE]

To [DESL], [NOP] or [BST]:

When these commands are executed, the synchronous DRAM enters the IDLE state after tRP has elapsed from the completion of precharge.

From [IDLE]

• To [DESL], [NOP], [BST], [PRE] or [PALL]:

These commands result in no operation.

• To [ACTV]:

The bank specified by the address pins and the ROW address is activated.

• To [REF], [SELF]:

The synchronous DRAM enters refresh mode (auto-refresh or self-refresh).

To [MRS]:

The synchronous DRAM enters the mode register set cycle.

From [ROW ACTIVE]

• To [DESL], [NOP] or [BST]:

These commands result in no operation.

To [READ], [READ A]:

A read operation starts. (However, an interval of tRCD is required.)

• To [WRIT], [WRIT A]:

A write operation starts. (However, an interval of $t_{\rm RCD}$ is required.)

To [ACTV]:

This command makes the other bank active. (However, an interval of t_{RRD} is required.) Attempting to make the currently active bank active results in an illegal command.

· To [PRE], [PALL]:

These commands set the synchronous DRAM to precharge mode. (However, an interval of t_{RAS} is required.)

From [READ]

• To [DESL], [NOP]:

These commands continue read operations until the burst operation is completed.

• To [BST]:

This command stops a full-page burst.

• To [READ], [READ A]:

Data output by the previous read command continues to be output. After CAS latency, the data output resulting from the next command will start.

• To [WRIT], [WRIT A]:

These commands stop a burst read, and start a write cycle.

• To [ACTV]:

This command makes other banks bank active. (However, an interval of t_{RRD} is required.) Attempting to make the currently active bank active results in an illegal command.

To [PRE], [PALL]:

These commands stop a burst read, and the synchronous DRAM enters precharge mode.

From [READ with AUTO-PRECHARGE]

To [DESL], [NOP]:

These commands continue read operations until the burst operation is completed, and the synchronous DRAM then enters precharge mode.

To [ACTV]:

This command makes other banks bank active. (However, an interval of t_{RRD} is required.) Attempting to make the currently active bank active results in an illegal command.

From [WRITE]

• To [DESL], [NOP]:

These commands continue write operations until the burst operation is completed.

• To [BST]:

This command stops a full-page burst.

To [READ], [READ A]:

These commands stop a burst and start a read cycle.

• To [WRIT], [WRIT A]:

These commands stop a burst and start the next write cycle.

To [ACTV]:

This command makes the other bank active. (However, an interval of t_{RRD} is required.) Attempting to make the currently active bank active results in an illegal command.

To [PRE], [PALL]:

These commands stop burst write and the synchronous DRAM then enters precharge mode.

From [WRITE with AUTO-PRECHARGE]

• To [DESL], [NOP]:

These commands continue write operations until the burst is completed, and the synchronous DRAM enters precharge mode.

To [ACTV]:


This command makes the other bank activ. (However, an interval of t_{RC} is required.) Attempting to make the currently active bank active results in an illegal command.

From [REFRESH]

To [DESL], [NOP], [BST]:

After an auto-refresh cycle (after t_{RC}), the synchronous DRAM automatically enters the IDLE state.

Simplified State Diagram



Mode Register Configuration

The mode register is set by the input to the address pins (A0 to A9) during mode register set cycles. The mode register consists of five sections, each of which is assigned to address pins.

A9 and A8: (OPCODE)

The synchronous DRAM has two types of write modes. One is the burst write mode, and the other is the single write mode. These bits specify write mode.

· Burst read and BURST WRITE

Burst write is performed for the specified burst length starting from the column address specified in the write cycle.

· Burst read and SINGLE WRITE

Data is only written to the column address specified during the write cycle, regardless of the burst length. • A7

Keep this bit Low at the mode register set cycle.

A6, A5, A4: (LMODE)


These pins specify the CAS latency.

• A3: (BT)

A burst type is specified. When full-page burst is performed, only "sequential" can be selected.

• A2, A1, A0: (BL)

These pins specify the burst length.



Burst Sequence

Burst length = 2

Stating Ad.	Addressing(decimal)			
A 0	Sequence	Interleave		
0	0, 1,	0, 1,		
1	1, 0,	1, 0,		

Burst length = 4

Stating Ad.		Addressing(decimal)					
A1	A0	Sequence	Interleave				
0	0	0, 1, 2, 3,	0, 1, 2, 3,				
0	1	1, 2, 3, 0,	1, 0, 3, 2,				
1	0	2, 3, 0, 1,	2, 3, 0, 1,				
1	1	3, 0, 1, 2,	3, 2, 1, 0,				

Burst length = 8

Stat	Stating Ad.		Addressing(decimal)
A2	A1	A0	Sequence Interleave
0	0	0	0, 1, 2, 3, 4, 5, 6, 7, 0, 1, 2, 3, 4, 5, 6, 7,
0	0	1	1, 2, 3, 4, 5, 6, 7, 0, 1, 0, 3, 2, 5, 4, 7, 6,
0	1	0	2, 3, 4, 5, 6, 7, 0, 1, 2, 3, 0, 1, 6, 7, 4, 5,
0	1	1	3, 4, 5, 6, 7, 0, 1, 2, 3, 2, 1, 0, 7, 6, 5, 4,
1	0	0	4, 5, 6, 7, 0, 1, 2, 3, 4, 5, 6, 7, 0, 1, 2, 3,
1	٥	1	5, 6, 7, 0, 1, 2, 3, 4, 5, 4, 7, 6, 1, 0, 3, 2,
1	1	0	6, 7, 0, 1, 2, 3, 4, 5, 6, 7, 4, 5, 2, 3, 0, 1,
1	1	1	7, 0, 1, 2, 3, 4, 5, 6, 7, 6, 5, 4, 3, 2, 1, 0,

Operation of HM5241605 Series

Read/Write Operations

· Bank active

Before executing a read or write operation, the corresponding bank and the row address must be activated by the bank active (ACTV) command. Either bank 0 or bank 1 is activated according to the status of the A9 pin, and the row address (AX0 to AX8) is activated by the A0 to A8 pins at the bank active command cycle. An interval of $t_{\rm RCD}$ is required between the bank active command input and the following read/write command input.

· Read operation

A read operation starts when a read command is input. Output buffer becomes Low-Z in the (CAS Latency - 1) cycle after read command set. HM5241605 series can perform a burst read operation.


The burst length can be set to 1,2,4,8 or full-page(256). The start address for a burst read is specified by the column address (AY0 to AY7) and the bank select address (A9) at the read command set cycle. In a read operation, data output starts after the number of cycles specified by the CAS Latency. The CAS Latency can be set to 1,2,3.

When the burst length is 1, 2, 4, or 8, the Dout buffer automatically becomes High-Z at the next cycle after the successive burst-length data has been output.

When the burst length is full-page(256), data is repeatedly output until the burst stop command is input.


The CAS latency and burst length must be specified at the mode register.

CAS Latency



Read/Write Operations (cont)

Burst Length



· Write operation

Burst write or single write mode is selected by the OPCODE (A9, A8) of the mode register.

1. Burst write:


A burst write operation is enabled by setting OPCODE(A9, A8) to (0, 0). A burst write starts in the same cycle as a write command set. (The latency of data input is 0.) The burst length can be set to 1, 2, 4, 8, and full-page, like burst read operations. The write start address is specified by the column address (AY0 to AY7) and the bank select address (A9) at the write command set cycle.

2. Single write:


A single write operation is enabled by setting OPCODE(A9, A8) to (1, 0). In a single write operation, data is only written to the column address (AY0 to AY7) and the bank select address (A9) specified by the write command set cycle without regard to the burst length setting. (The latency of data input is 0).

Read/Write Operations (cont)

Burst Write



Single Write




Read/Write Operations (cont)

· Read with auto-precharge:

In this operation, since precharge is automatically performed after completing a read operation, a precharge command need not be executed after each read operation. The command executed for the same bank after the execution of this command must be the bank active (ACTV) command. In addition, an interval defined by l_{APR} is required before execution of the next command.

CAS latency	Precharge start cycle
3	2 cycle before the final data is output
2	1 cycle before the final data is output
1	same cycle as the final data is output




Read/Write Operations (cont)


Write with auto-precharge:

In this operation, since precharge is automatically performed after completing a burst write or single write operation, a precharge command need not be executed after each write operation. The command executed for the same bank after the execution of this command must be the bank active (ACTV) command. In addition, an interval of l_{APW} is required between the final valid data input and input of the next command.

Burst Write (Burst Length = 4)



Single Write



Full-page Burst Stop


· Burst stop command during burst read:

The burst stop (BST) command is used to stop data output during a full-page burst. The BST command sets the output buffer to High-Z and stops the full-page burst read.


The timing from command input to the last data changes depending on the \overline{CAS} latency setting. When the \overline{CAS} latency is 3, the data becomes invalid two cycles after the BST command. In addition, the BST command is valid only during full-page burst mode, and is invalid with burst lengths of 1, 2, 4, and 8.

CAS latency	BST to valid data	BST to high impedance
1	0	1
2	1	2
3	1	3

CAS Latency = 1, Burst Length = full page




CAS Latency = 2, Burst Length = full page



Full-page Burst Stop (cont)

CAS Latency = 3, Burst Length = full page




· Burst stop command at burst write:

The burst stop command (BST command) is used to stop data input during a full-page burst write. Data is still written in the same cycle as the BST command, but no data is written in subsequent cycles.

In addition, the BST command is only valid during full-page burst mode, and is invalid with burst lengths of 1, 2, 4, and 8. And an interval of t_{RWL} is required between the BST command and the next precharge command.

Burst Length = full page




Command Intervals

- · Read command to Read command interval
- 1. Same bank, same ROW address:

When another read command is executed at the same ROW address of the same bank as the preceding read command execution, the second read can be performed after an interval of no less than 1 cycle.

Even when the first command is a burst read that is not yet finished, the data read by the second command will be valid.

READ to READ Command Interval (same ROW address in same bank)



2. Same bank, different ROW address:


When the ROW address changes on same bank, consecutive read commands cannot be executed; it is necessary to separate the two read commands with a precharge command and a bank-active command.

3. Different bank:

When the bank changes, the second read can be performed after an interval of no less than 1 cycle, provided that the other bank is in the bank-active state. Even when the first command is a burst read that is not yet finished, the data read by the second command will be valid.

Command Intervals (cont)

READ to READ Command Interval (different bank)




- · Write command to Write command interval
- 1. Same bank, same ROW address:

When another write command is executed at the same ROW address of the same bank as the preceding write command, the second write can be performed after an interval of no less than 1 cycle.

In the case of burst writes, the second write command has priority.

WRITE to WRITE Command Interval (same ROW address in same bank)



Command Intervals (cont)


2. Same bank, different ROW address:

When the ROW address changes, consecutive write commands cannot be executed; it is necessary to separate the two write commands with a precharge command and a bank-active command.

3. Different bank:

When the bank changes, the second write can be performed after an interval of no less than 1 cycle, provided that the other bank is in the bank-active state. In the case of burst write, the second write command has priority.

WRITE to WRITE Command Interval (different bank)




· Read command to Write command interval

1. Same bank, same ROW address:

When the write command is executed at the same ROW address of the same bank as the preceding read command, the write command can be performed after an interval of no less than 1 cycle.

However, DQML/DQMU must be set High so that the output buffer becomes High-Z before data input.

READ to Write Command Interval



Command Intervals (cont)

2. Same bank, different ROW address:

When the ROW address changes, consecutive write commands cannot be executed; it is necessary to separate the two write commands with a precharge command or a bank-active command.

3. Different bank:

When the bank changes, the write command can be performed after an interval of no less than 1 cycle, provided that the other bank is in the bank-active state. However, DQML/

DQMU must be set High so that the output buffer becomes High-Z before data input.


· Write command to Read command interval

1. Same bank, same ROW address:


When the read command is executed at the same ROW address of the same bank as the preceding write command, the write command can be performed after an interval of no less than 1 cycle.

However, in the case of a burst write, data will continue to be written until one cycle before the read command is executed.

WRITE to READ Command Interval (1)



WRITE to READ Command Interval (2)



Command Intervals (cont)

Same bank, different ROW address:

When the ROW address changes, consecutive write commands cannot be executed; it is necessary to separate the two write commands with a precharge command and a bank-active command.

3. Different bank:

When the bank changes, the write command can be performed after an interval of no less than 1 cycle, provided that the other bank is in the bank-active state. However, in the case of a burst write, data will continue to be written until one cycle before the read command is executed (as in the case of the same bank and the same address).


 Read command to Precharge command interval (same bank):

When the precharge command is executed for the same bank as the read command that preceded it, the minimum interval between the two commands is one cycle. However, since the output buffer then becomes High-Z after the cycles defined by IHZP, there is a possibility that burst read data output will be interrupted, if the precharge command is input during burst read.


To read all data by burst read, the cycles defined by IEP must be assured as an interval from the final data output to precharge command execution.

READ to PRECHARGE Command Interval (same bank): To output all data

CAS Latency = 1, Burst Length = 4




CAS Latency = 2, Burst Length = 4




Command Intervals (cont)

CAS Latency = 3, Burst Length = 4




READ to PRECHARGE Command Interval (same bank): To stop output data


CAS Latency = 1, Burst Length = 1, 2, 4, 8



CAS Latency = 2, Burst Length = 1, 2, 4, 8



CAS Latency = 3, Burst Length = 1, 2, 4, 8



28

4496203 0025997 649


Command Intervals (cont)

 Write command to Precharge command interval (same bank):


When the precharge command is executed for the same bank as the write command that preceded it, the minimum interval between the two commands is I cycle. However, if the burst write operation is unfinished, the input data must be masked by means of DQMU and DQML for assurance of the cycle defined by t_{RWL}.

WRITE to PRECHARGE Command Interval (same bank)

Burst Length = 4 (To stop write operation)



Burst Length = 4 (To write all data)



Command Intervals (cont)


- · Bank active command interval
- 1. Same bank:

The interval between the two bank-active commands must be no less than t_{RC} .


2. In the case of different bank-active commands:

The interval between the two bank-active commands must be no less than t_{RRD} .

Bank active to bank active for same bank




Bank active to bank active for different bank



Command Intervals (cont)

Mode register set to Bank-active command interval:

The interval between setting the mode register and executing a bank-active command must be no less than $t_{\rm RSA}$.



DOM Control

The DQML and DQMU mask the lower and upper bytes of the I/O data, respectively. The timing of DQML/DQMU is different during reading and writing.

· Reading:


When data is read, the output buffer can be controlled by DQML/DQMU.

By setting DQML/DQMU to Low, the output buffer becomes Low-Z, enabling data output. By setting DQML/DQMU to High, the output buffer becomes High-Z, and the corresponding data is not output. However, internal reading operations continue. The latency of DQML/DQMU during reading is 2.


Writing:

Input data can be masked by DQML/DQMU. By setting DQML/DQMU to Low, data can be written. In addition, when DQML/DQMU is set to High, the corresponding data is not written, and the previous data is held. The latency of DQML/DQMU during writing is 0.

Reading



Writing



Refresh

· Auto-refresh

All the banks must be precharged before executing an auto-refresh command. Since the auto-refresh command updates the interval counter every time it is executed and determines the banks and the ROW addresses to be refreshed, external address specification is not required. The refresh cycle is 1,024 cycles/16 ms. (1,024 cycles are required to refresh all the ROW addresses.) The output buffer becomes High-Z after auto-refresh start. In addition, since a precharge has been completed by an internal operation after the auto-refresh, an additional precharge operation by the precharge command is not required.

Self-refresh

After executing a self-refresh command, the self-refresh operation continues while CKE is held Low. During self-refresh operation, all ROW addresses are refreshed by the internal refresh timer. A self-refresh is terminated by a self-refresh exit command. After the self-refresh, since it is impossible to determine the address of the last ROW to be refreshed, an auto-refresh should immediately be performed for all addresses (1,024 cycles).

Others

· Power-down mode

The synchronous DRAM enters power-down mode when CKE goes Low in the IDLE state. In power down mode, power consumption is suppressed by deactivating the input initial circuit. Power down mode continues while CKE is held Low. In addition, by setting CKE to High, the synchronous DRAM exits from the power down mode, and command input is enabled from the next cycle. In this mode, internal refresh is not performed.

· Clock suspend mode

By driving CKE to Low during a bank-active or read/write operation, the synchronous DRAM enters clock suspend mode. During clock suspend mode, external input signals are ignored and the internal state is maintained. When CKE is driven High, the synchronous DRAM terminates clock suspend mode, and command input is enabled from the next cycle. For details, refer to the "CKE Truth Table".

Power-up sequence

HM5241605 series has two types of power-up sequence. Hitachi recommends that the DQML/DQMU and the CKE are set to High to ensure output to be in the high impedance and to prevent from bus contention.

- During power-up sequence, the DQML/DQMU and the CKE must be set to High.
 When 100 μs has past after power on, all banks must be precharged using the precharge command. After tRP delay, set the mode register. And after tRSA delay, execute two or more cycles of auto-refresh operation as dummy, an interval of tRC is required between two auto-refresh commands.
- 2. During power-up sequence, the DQML/DQMU and the CKE must be set to High. When 200 µs has past after power on, all banks must be precharged using the precharge command. After tRP delay, set 8 or more auto refresh commands. And set the mode register set command to initialize the mode register.

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit	Note
Voltage on any pin relative to V _{SS}	V _T	-1.0 to +5.5	٧	1
Supply voltage relative to V _{SS}	Vcc	-1.0 to +4.6	٧	
Short circuit output current	lout	50	mA	
Power dissipation	PT	1.0	W	
Operating temperature	Topr	0 to +70	°C	
Storage temperature	Tstg	-55 to +125	°C	

Note: 1. V_{IH} (max) = 5.75 V for pulse width \leq 5 ns

Recommended DC Operating Conditions (Ta = 0 to +70°C)

Parameter	Symbol	Min	Max	Unit	Note
Supply voltage	V _{CC} , V _{CC} Q	3.0	3.6	٧	1
	V _{SS} , V _{SS} Q	0	0	V	
Input high voltage	V _{IH}	2.0	5.5	V	1, 2
Input low voltage	V _{iL}	-0.3	0.8	٧	1, 3

Notes: 1. All voltage referred to VSS

2. V_{IH} (max) = 5.75 V for pulse width ≤ 5 ns

3. V_{IL} (min) = -1.0 V for pulse width ≤ 5 ns

DC Characteristics (Ta = 0 to 70°C, V_{CC} , $V_{CC}Q = 3.3 \text{ V} \pm 0.3 \text{ V}$, V_{SS} , $V_{SS}Q = 0 \text{ V}$)

		HM5241605									
	Symbol I _{CC1}	-15		-17		-20		•			
Parameter		Min	Max	Min	Max	Min	Max	Unit	Test conditions	Notes	
Operating current			85		75		70	mA	Burst length=1 t _{RC} = min	1, 2, 4	
Standby current	lcc2		3		3	_	3	mΑ	CKE=V _{IL} , t _{CK} = min	5	
(Bank Disable)			2	_	2		2	mA	CKE=V _{IL} CLK=V _{IL} or V _{IH} Fixed	6	
			33		30		26	mΑ	CKE=V _{IH} , NOP command t _{CK} = min	3	
Active standby current (Bank active)	Іссз		7	_	7		7	mA	CKE=V _{IL} , t _{CK} = min, I/O=High-Z	1, 2	
			34	_	31	_	26	mA	CKE=V _{IH} , NOP command t _{CK} = min, I/O = High-Z	1, 2, 3	
Burst (CL=1) operating (CL=2) current (CL=3)	Icc4	_	65 100 105		60 95 95	<u>-</u>	50 80 85	mA mA mA	t _{CK} = min BL = 4	1, 2, 4	
Auto refresh current	lcc5		70		65	_	60	mA	t _{RC} = min		
Self refresh current	lccs	-	2		2	_	2	mA	$V_{IH} \ge V_{CC} - 0.2$ $V_{IL} \le 0.2 \text{ V}$	7	
Input leakage current	lu	-10	10	-10	10	-10	10	μΑ	0 ≤ Vin ≤ V _{CC}		
Output leakage current	lro	-10	10	-10	10	-10	10	μΑ	0 ≤ Vout ≤ V _{CC} I/O = disable		
Output high voltage	VoH	2.4	_	2.4	_	2.4	_	٧	1 _{OH} = -2 mA		
Output low voltage	Vol	_	0.4		0.4	_	0.4	٧	I _{OL} = 2 mA		

Notes: 1. I_{CC} depends on output load condition when the device is selected. I_{CC} (max) is specified at the output open condition.

- 2. One bank operation.
- 3. Input signal transition is once per two CLK cycles.
- 4. Input signal transition is once per one CLK cycle.
- 5. After power down mode set, CLK operating current.
- 6. After power down mode set, no CLK operating current.
- 7. After self refresh mode set, self refresh current.

Capacitance (Ta = 25°C, V_{CC} , $V_{CC}Q = 3.3 V \pm 0.3 V$)

Parameter	Symbol	Тур	Max	Unit	Notes
Input capacitance (Address)	C ₁₁		5	pF	1, 3
Input capacitance (Signals)	C _{t2}	_	5	pF	1, 3
Output capacitance (I/O)	Co		7	pF	1, 2, 3

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

- 2. DQMU/L = V_{IH} to disable Dout.
- 3. This parameter is sampled and not 100% tested.

AC Characteristics (Ta = 0 to 70°C, V_{CC} , $V_{CC}Q$ = 3.3 V ± 0.3 V, V_{SS} , $V_{SS}Q$ = 0 V)

		Symbol	HM5241605						_	
			-15		-17		-20		-	
Parameter			Min	Max	Min	Max	Min	Max	Unit	Notes
System clock cycle time	(CL=1) (CL=2, 3)	t _{CK}	30 15	-	35 17.5		40 20		ns ns	1
CLK high pulse width		tскн	6		7		8		ns	1
CLK low pulse width		tckL	6	_	7		8		ns	1
Access time from CLK	(CL=1) (CL=2) (CL=3)	tac		30 15 13	_	34 16.5 15.5	_	38 18 18	ns ns ns	1, 2 1, 2 1, 2
Read command to data valid time	(CL=1, 2) (CL=3)	чск		30 43	_	34 50.5		38 58	ns ns	1
Data-out hold time	(CL=1) (CL=2, 3)	t _{OH}	4 2	_	4 2	_	4 2	_	ns ns	1, 2
CLK to Data-out low imp	pedance	tı.z	0		0		0		ns	1, 2
CLK to Data-out high impedance	(CL=1) (CL=2, 3)	ЧZ	4 2	15 10	4 2	17 12	4 2	19 14	ns ns	1, 3
Data-in setup time		tos	4		4		4		ns	1
Data in hold time		t _{DH}	2	_	2	_	2		ns	1
Address setup time		tas	4		4		4		ns	1
Address hold time		t _{AH}	2		2	_	2		ns	1
CKE setup time		tces	4		4		4		ns	1
CKE setup time for pow	er down exit	t _{CESP}	13	_	15	_	17		ns	1
CKE hold time		[†] CEH	2		2	_	2		ns	1
Command (CS, RAS, CDQM) setup time	AS, WE,	tcs	4		4		4		ns	1
Command (CS, RAS, CDQM) hold time	AS, WE,	tсн	2	_	2	_	2	_	ns	1
Ref/Active to Ref/Active command period		^t RC	110	_	120		130		ns	1


AC Characteristics (Ta = 0 to 70 °C, V_{CC} , $V_{CC}Q$ = 3.3 V \pm 0.3 V, V_{SS} , $V_{SS}Q$ = 0 V) (cont)

	Symbol	HM5241605							
Parameter		-15		-17		-20		•	
		Min	Max	Min	Max	Min	Max	Unit	Notes
Active to Precharge command period	tras	70	10000	75	10000	80	10000	ns	1
Active to precharge on full page mode	trasc .		80000	_	80000	_	80000	ns	1
Active command to column command (same bank)	†RCD	30		35	_	40	-	ns	1
Precharge to active command period	t _{RP}	34	_	34		40		ns	1
The last data-in to Precharge lead time	t _{RWL}	30		35		40		ns	1
Active (a) to Active (b) command period	t RRD	30		3 5		40		ns	1
Register set to active command	t _{RSA}	30		35		40	_	ns	1
Transition time (rise to fall)	t _T	1	5	1	5	1	5	ns	
Refresh period	t _{REF}	_	16	_	16		16	ms	

Notes: 1. AC measurement assumes $t_T = 1$ ns. Reference level for timing of input signals is 1.40 V.

- 2. Access time is measured at 1.40 V. Load condition is CL = 50 pF with current source.
- 3. t_{HZ} (max) defines the time at which the outputs achieves \pm 200 mV. Load condition is CL = 5 pF with current source.
- 4. t_{CES} define CKE setup time to CKE rising edge except power down exit command.

HM5241605 (LVTTL)



Relationship Between Frequency and Minimum Latency

			HM5241605						
Parameter			-15		-17		-20		
Frequency (MHz) t _{CK} (ns)		Symbol	66 15	33 30	57 17.5	28.5 35	50 20	25 40	 Notes
Active command to (same bank)	column command	^t RCD	2	1	2	1	2	1	
Active command to (same bank)	active command	^t RC	8	5	7	4	7	4	= [t _{RAS} + t _{RP}]
Active command to (same bank)	precharge command	^t ras	5	3	5	3	4	2	
Precharge comma (same bank)	nd to active command	t _{RP}	3	2	2	1	2	1	
Last data input to p	erecharge command	t _{RWL}	2	1	2	1	2	1	
Active command to (different bank)	active command	^t RRD	2	1	2	1	2	1	
Last data in to activ (Auto precharge, se		IAPW	5	3	4	2	4	2	= [t _{RWL} + t _{RP}]
Self refresh exit to	command input	SEC	8	4	7	4	7	4	= [t _{RC}]
Precharge command (CAS latency = 3) (CAS latency = 2) (CAS latency = 1)	nd to high impedance	HZP	3 2	3 2 1	3 2	3 2 1	3 2	3 2 1	
Last data out to act (auto precharge) (same bank)	tive command (CAS latency = 2, 3) (CAS latency = 1)	I APR	2	1 2	1_	0	1_	0	= [t _{RP}] - 1 = [t _{RP}]
Last data out to pre (early precharge)	echarge (CAS latency = 3) (CAS latency = 2) (CAS latency = 1)	EP	-2 -1 	-2 -1 0	-2 -1 -	-2 -1 0	-2 -1 -	-2 -1 0	
Column command	to column command	ICCD	1	1	1	1	1	1	
Write command to	data in latency	WCD	0	0	0	0	0	0	
DQM to data in		DID	0	0	0	0	0	0	
DQM to data out		DOD	2	2	2	2	2	2	
CKE to CLK disabl	е	CLE	1	1	1	1	1	1	
Register set to acti	ve command	t _{RSA}	2	1	2	1	2	1	
CS to command disable		ICDD	0	0	0	0	0	0	
Power down exit to command input		PEC	1	1	1	1	1	1	
Burst stop to output (CAS latency = 1) (CAS latency = 2) (CAS latency = 3)	t valid data hold	IBSR	_ 1 2	0 1 2	1 2	0 1 2	1 2	0 1 2	

Relationship Between Frequency and Minimum Latency (cont)


Parameter Frequency (MHz) tck (ns)	Symbol	HM	52416					
		-15		-17		-20		
		66 15	33 30	57 17.5	28.5 35	50 20	25 40	Notes
Burst stop to output high impedance	l _{BSH}	. 		·				
(CAS latency = 1)			1		1		1	
(CAS latency = 2)		2	2	2	2	2	2	
(CAS latency = 3)		3	3	3	3	3	3	
Burst stop to write data ignore	l _{BSW}	1	1	1	1	1	1	

Note: 1. t_{RCD} to t_{RRD} are recommended value.


^{2.} $CL = \overline{CAS}$ latency.

Timing Waveforms


Read Cycle




Write Cycle



Mode Register Set Cycle




Read Cycle/Write Cycle




42


Read/Single Write Cycle




Read/Burst Write Cycle




Full Page Read/Write Cycle



Auto Refresh Cycle




Self Refresh Cycle




46

Clock Suspend Mode




Power Down Mode



48

Power Up Sequence (1)



Power Up Sequence (2)

